

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Obsolete	
Core Processor	HC08	
Core Size	8-Bit	
Speed	8MHz	
Connectivity	-	
Peripherals	LVD, POR, PWM	
Number of I/O	13	
Program Memory Size	1.5KB (1.5K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	128 x 8	
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 125°C (TA)	
lounting Type Surface Mount		
Package / Case	16-TSSOP (0.173", 4.40mm Width)	
Supplier Device Package	16-TSSOP	
Purchase URL https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908qy1mdte		





6.7.2

6.8

#### **Table of Contents** 3.6 3.7 3.7.1 3.7.2 3.7.3 Chapter 4 **Auto Wakeup Module (AWU)** 4.1 4.2 4.3 4.4 4.5 4.6 4.6.1 Keyboard Status and Control Register......51 4.6.2 4.6.3 Keyboard Interrupt Enable Register..... 52 **Chapter 5** Configuration Register (CONFIG) 5.1 5.2 Chapter 6 **Computer Operating Properly (COP)** 6.1 6.2 6.3 6.3.1 6.3.2 6.3.3 6.3.4 6.3.5 6.3.6 6.3.7 6.4 6.5 6.6 6.7 6.7.1



т	ah	$\mathbf{I}$	٥f	$\sim$	nto	nts
- 1	ao	ıe	OI	CO	mte	ms

Chapter 10
10.1       Introduction       85         10.2       Features       85         10.3       Functional Description       85         10.3.1       Polled LVI Operation       86         10.3.2       Forced Reset Operation       86         10.3.3       Voltage Hysteresis Protection       86         10.3.4       LVI Trip Selection       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         10.6.2       Stop Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator       90         11.3.2       Internal Oscillator Trimming       91         11.3.3       XTAL Oscillator       91         11.3.4       RC Oscillator       91         11.3.3       XTAL Oscillator Module Signals       93<
10.2       Features       85         10.3       Functional Description       85         10.3.1       Polled LVI Operation       86         10.3.2       Forced Reset Operation       86         10.3.3       Voltage Hysteresis Protection       86         10.3.4       LVI Trip Selection       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         10.6.2       Stop Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       91         11.3.4       RC Oscillator       92         11.3.4       RC Oscillator       93         11.4.1       Crystal Amplifier Input Pin (OSC2/PTA4/BUSCLKX
10.3.1       Polled LVI Operation       86         10.3.2       Forced Reset Operation       86         10.3.3       Voltage Hysteresis Protection       86         10.3.4       LVI Trip Selection       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3.1       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2       External Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.3.2       Forced Reset Operation.       86         10.3.3       Voltage Hysteresis Protection       86         10.3.4       LVI Trip Selection.       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator       91         11.3.2       External Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       92         11.3.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.1       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.3.3       Voltage Hysteresis Protection       86         10.3.4       LVI Trip Selection       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2       External Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       92         11.3.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.3.4       LVI Trip Selection       86         10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.2       Internal Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       91         11.3.4       RC Oscillator       92         11.3.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.4       LVI Status Register       87         10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.5       LVI Interrupts       87         10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.6       Low-Power Modes       87         10.6.1       Wait Mode       87         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.2       Internal Oscillator Trimming       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       91         11.3.4       RC Oscillator       92         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
10.6.1       Wait Mode       87         Chapter 11         Chapter 11         Oscillator Module (OSC)         11.1       Introduction       89         11.2       Features       89         11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.2.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
Chapter 11           Chapter 11           Oscillator Module (OSC)           11.1 Introduction         89           11.2 Features         89           11.3 Functional Description         89           11.3.1 Internal Oscillator         90           11.3.1.1 Internal Oscillator Trimming         91           11.3.2 Internal to External Clock Switching         91           11.3.2 External Oscillator         91           11.3.3 XTAL Oscillator         92           11.3.4 RC Oscillator         93           11.4 Oscillator Module Signals         93           11.4.1 Crystal Amplifier Input Pin (OSC1)         93           11.4.2 Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)         94           11.4.3 Oscillator Enable Signal (SIMOSCEN)         94
Oscillator Module (OSC)         11.1 Introduction       89         11.2 Features       89         11.3 Functional Description       89         11.3.1 Internal Oscillator       90         11.3.1.2 Internal Oscillator Trimming       91         11.3.1.2 Internal to External Clock Switching       91         11.3.2 External Oscillator       91         11.3.3 XTAL Oscillator       92         11.3.4 RC Oscillator       93         11.4 Oscillator Module Signals       93         11.4.1 Crystal Amplifier Input Pin (OSC1)       93         11.4.2 Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3 Oscillator Enable Signal (SIMOSCEN)       94
Oscillator Module (OSC)         11.1 Introduction       89         11.2 Features       89         11.3 Functional Description       89         11.3.1 Internal Oscillator       90         11.3.1.2 Internal Oscillator Trimming       91         11.3.1.2 Internal to External Clock Switching       91         11.3.2 External Oscillator       91         11.3.3 XTAL Oscillator       92         11.3.4 RC Oscillator       93         11.4 Oscillator Module Signals       93         11.4.1 Crystal Amplifier Input Pin (OSC1)       93         11.4.2 Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3 Oscillator Enable Signal (SIMOSCEN)       94
11.1 Introduction       89         11.2 Features       89         11.3 Functional Description       89         11.3.1 Internal Oscillator       90         11.3.1.1 Internal Oscillator Trimming       91         11.3.1.2 Internal to External Clock Switching       91         11.3.2 External Oscillator       91         11.3.3 XTAL Oscillator       92         11.3.4 RC Oscillator       93         11.4 Oscillator Module Signals       93         11.4.1 Crystal Amplifier Input Pin (OSC1)       93         11.4.2 Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3 Oscillator Enable Signal (SIMOSCEN)       94
11.3       Functional Description       89         11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.1.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.1       Internal Oscillator       90         11.3.1.1       Internal Oscillator Trimming       91         11.3.1.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.1.1       Internal Oscillator Trimming       91         11.3.1.2       Internal to External Clock Switching       91         11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.1.2       Internal to External Clock Switching.       91         11.3.2       External Oscillator.       91         11.3.3       XTAL Oscillator.       92         11.3.4       RC Oscillator.       93         11.4       Oscillator Module Signals.       93         11.4.1       Crystal Amplifier Input Pin (OSC1).       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.2       External Oscillator       91         11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.3       XTAL Oscillator       92         11.3.4       RC Oscillator       93         11.4       Oscillator Module Signals       93         11.4.1       Crystal Amplifier Input Pin (OSC1)       93         11.4.2       Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)       94         11.4.3       Oscillator Enable Signal (SIMOSCEN)       94
11.3.4RC Oscillator9311.4Oscillator Module Signals9311.4.1Crystal Amplifier Input Pin (OSC1)9311.4.2Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)9411.4.3Oscillator Enable Signal (SIMOSCEN)94
11.4.1Crystal Amplifier Input Pin (OSC1).9311.4.2Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)9411.4.3Oscillator Enable Signal (SIMOSCEN)94
11.4.2 Crystal Amplifier Output Pin (OSC2/PTA4/BUSCLKX4)
11.4.3 Oscillator Enable Signal (SIMOSCEN)
11.4.4 XTAL Oscillator Clock (XTALCLK)
11.4.4 XTAL Oscillator Clock (XTALCLK)
11.4.6 Internal Oscillator Clock (INTCLK) 94
11.4.7 Oscillator Out 2 (BUSCLKX4)
11.4.8 Oscillator Out (BUSCLKX2)
11.5 Low Power Modes
11.5.1 Wait Mode
11.5.2 Stop Mode
11.6 Oscillator During Break Mode
11.7 CONFIG2 Options
11.8         Input/Output (I/O) Registers         95           11.8.1         Oscillator Status Register         96
11.8.2 Oscillator Trim Register (OSCTRIM)

MC68HC908QY/QT Family Data Sheet, Rev. 6



**Table of Contents** 



**General Description** 



## 2.6.7 Wait Mode

Putting the MCU into wait mode while the FLASH is in read mode does not affect the operation of the FLASH memory directly, but there will not be any memory activity since the CPU is inactive.

The WAIT instruction should not be executed while performing a program or erase operation on the FLASH, or the operation will discontinue and the FLASH will be on standby mode.

# 2.6.8 Stop Mode

Putting the MCU into stop mode while the FLASH is in read mode does not affect the operation of the FLASH memory directly, but there will not be any memory activity since the CPU is inactive.

The STOP instruction should not be executed while performing a program or erase operation on the FLASH, or the operation will discontinue and the FLASH will be on standby mode

#### NOTE

Standby mode is the power-saving mode of the FLASH module in which all internal control signals to the FLASH are inactive and the current consumption of the FLASH is at a minimum.



# Chapter 3 Analog-to-Digital Converter (ADC)

# 3.1 Introduction

This section describes the analog-to-digital converter (ADC). The ADC is an 8-bit, 4-channel analog-to-digital converter. The ADC module is only available on the MC68HC908QY2, MC68HC908QT2, MC68HC908QY4, and MC68HC908QT4.

## 3.2 Features

Features of the ADC module include:

- · 4 channels with multiplexed input
- Linear successive approximation with monotonicity
- 8-bit resolution
- Single or continuous conversion
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock frequency

# 3.3 Functional Description

Four ADC channels are available for sampling external sources at pins PTA0, PTA1, PTA4, and PTA5. An analog multiplexer allows the single ADC converter to select one of the four ADC channels as an ADC voltage input (ADCVIN). ADCVIN is converted by the successive approximation register-based counters. The ADC resolution is eight bits. When the conversion is completed, ADC puts the result in the ADC data register and sets a flag or generates an interrupt.

Figure 3-2 shows a block diagram of the ADC.

## 3.3.1 ADC Port I/O Pins

PTA0, PTA1, PTA4, and PTA5 are general-purpose I/O pins that are shared with the ADC channels. The channel select bits (ADC status and control register (ADSCR), \$003C), define which ADC channel/port pin will be used as the input signal. The ADC overrides the port I/O logic by forcing that pin as input to the ADC. The remaining ADC channels/port pins are controlled by the port I/O logic and can be used as general-purpose I/O. Writes to the port register or data direction register (DDR) will not have any affect on the port pin that is selected by the ADC. Read of a port pin which is in use by the ADC will return a 0 if the corresponding DDR bit is at 0. If the DDR bit is at 1, the value in the port data latch is read.



# Chapter 4 Auto Wakeup Module (AWU)

# 4.1 Introduction

This section describes the auto wakeup module (AWU). The AWU generates a periodic interrupt during stop mode to wake the part up without requiring an external signal. Figure 4-1 is a block diagram of the AWU.

# 4.2 Features

Features of the auto wakeup module include:

- One internal interrupt with separate interrupt enable bit, sharing the same keyboard interrupt vector and keyboard interrupt mask bit
- Exit from low-power stop mode without external signals
- · Selectable timeout periods
- Dedicated low-power internal oscillator separate from the main system clock sources

# 4.3 Functional Description

The function of the auto wakeup logic is to generate periodic wakeup requests to bring the microcontroller unit (MCU) out of stop mode. The wakeup requests are treated as regular keyboard interrupt requests, with the difference that instead of a pin, the interrupt signal is generated by an internal logic.

Writing the AWUIE bit in the keyboard interrupt enable register enables or disables the auto wakeup interrupt input (see Figure 4-1). A logic 1 applied to the AWUIREQ input with auto wakeup interrupt request enabled, latches an auto wakeup interrupt request.

Auto wakeup latch, AWUL, can be read directly from the bit 6 position of port A data register (PTA). This is a read-only bit which is occupying an empty bit position on PTA. No PTA associated registers, such as PTA6 data direction or PTA6 pullup exist for this bit.

Entering stop mode will enable the auto wakeup generation logic. An internal RC oscillator (exclusive for the auto wakeup feature) drives the wakeup request generator. Once the overflow count is reached in the generator counter, a wakeup request, AWUIREQ, is latched and sent to the KBI logic. See Figure 4-1.

Wakeup interrupt requests will only be serviced if the associated interrupt enable bit, AWUIE, in KBIER is set. The AWU shares the keyboard interrupt vector.

The overflow count can be selected from two options defined by the COPRS bit in CONFIG1. This bit was "borrowed" from the computer operating properly (COP) using the fact that the COP feature is idle (no MCU clock available) in stop mode. The typical values of the periodic wakeup request are (at room temperature):

- COPRS = 0: 650 ms @ 5 V, 875 ms @ 3 V
- COPRS = 1: 16 ms @ 5 V, 22 ms @ 3 V

MC68HC908QY/QT Family Data Sheet, Rev. 6



#### **Auto Wakeup Module (AWU)**




Figure 4-1. Auto Wakeup Interrupt Request Generation Logic

The auto wakeup RC oscillator is highly dependent on operating voltage and temperature. This feature is not recommended for use as a time-keeping function.

The wakeup request is latched to allow the interrupt source identification. The latched value, AWUL, can be read directly from the bit 6 position of PTA data register. This is a read-only bit which is occupying an empty bit position on PTA. No PTA associated registers, such as PTA6 data, PTA6 direction, and PTA6 pullup exist for this bit. The latch can be cleared by writing to the ACKK bit in the KBSCR register. Reset also clears the latch. AWUIE bit in KBI interrupt enable register (see Figure 4-1) has no effect on AWUL reading.

The AWU oscillator and counters are inactive in normal operating mode and become active only upon entering stop mode.

## 4.4 Wait Mode

The AWU module remains inactive in wait mode.

# 4.5 Stop Mode

When the AWU module is enabled (AWUIE = 1 in the keyboard interrupt enable register) it is activated automatically upon entering stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode. The AWU counters start from '0' each time stop mode is entered.



**Computer Operating Properly (COP)** 



#### External Interrupt (IRQ)

# 8.4 Interrupts

The following IRQ source can generate interrupt requests:

Interrupt flag (IRQF) — The IRQF bit is set when the IRQ pin is asserted based on the IRQ mode.
 The IRQ interrupt mask bit, IMASK, is used to enable or disable IRQ interrupt requests.

## 8.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

#### 8.5.1 Wait Mode

The IRQ module remains active in wait mode. Clearing IMASK in INTSCR enables IRQ interrupt requests to bring the MCU out of wait mode.

# 8.5.2 Stop Mode

The IRQ module remains active in stop mode. Clearing IMASK in INTSCR enables IRQ interrupt requests to bring the MCU out of stop mode.

# 8.6 IRQ Module During Break Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. See Chapter 13 System Integration Module (SIM).

To allow software to clear status bits during a break interrupt, write a 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a 0 to BCFE. With BCFE cleared (its default state), software can read and write registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is cleared. After the break, doing the second step clears the status bit.

# 8.7 I/O Signals

The IRQ module shares its pin with the keyboard interrupt, input/output ports, and timer interface modules.

#### NOTE

When the  $\overline{IRQ}$  function is enabled in the CONFIG2 register, the BIH and BIL instructions can be used to read the logic level on the  $\overline{IRQ}$  pin. If the  $\overline{IRQ}$  function is disabled, these instructions will behave as if the  $\overline{IRQ}$  pin is a logic 1, regardless of the actual level on the pin. Conversely, when the  $\overline{IRQ}$  function is enabled, bit 2 of the port A data register will always read a 0.

When using the level-sensitive interrupt trigger, avoid false interrupts by masking interrupt requests in the interrupt routine. An internal pullup resistor to  $V_{DD}$  is connected to the  $\overline{IRQ}$  pin; this can be disabled by setting the IRQPUD bit in the CONFIG2 register (\$001E).

MC68HC908QY/QT Family Data Sheet, Rev. 6



# Chapter 10 Low-Voltage Inhibit (LVI)

# 10.1 Introduction

This section describes the low-voltage inhibit (LVI) module, which monitors the voltage on the  $V_{DD}$  pin and can force a reset when the  $V_{DD}$  voltage falls below the LVI trip falling voltage,  $V_{TRIPF}$ .

# 10.2 Features

Features of the LVI module include:

- Programmable LVI reset
- Programmable power consumption
- Selectable LVI trip voltage
- Programmable stop mode operation

# 10.3 Functional Description

Figure 10-1 shows the structure of the LVI module. LVISTOP, LVIPWRD, LVI5OR3, and LVIRSTD are user selectable options found in the configuration register (CONFIG1). See Chapter 5 Configuration Register (CONFIG).





Figure 10-1. LVI Module Block Diagram

The LVI is enabled out of reset. The LVI module contains a bandgap reference circuit and comparator. Clearing the LVI power disable bit, LVIPWRD, enables the LVI to monitor  $V_{DD}$  voltage. Clearing the LVI reset disable bit, LVIRSTD, enables the LVI module to generate a reset when  $V_{DD}$  falls below a voltage,



#### **Oscillator Module (OSC)**



RST, IRQ: Pins have internal (about 30K Ohms) pull up

PTA[0:5]: High current sink and source capability

PTA[0:5]: Pins have programmable keyboard interrupt and pull up

PTB[0:7]: Not available on 8-pin devices – MC68HC908QT1, MC68HC908QT2, and MC68HC908QT4 (see note in 12.1 Introduction)

ADC: Not available on the MC68HC908QY1 and MC68HC908QT1

Figure 11-1. Block Diagram Highlighting OSC Block and Pins

#### 11.3.1 Internal Oscillator

The internal oscillator circuit is designed for use with no external components to provide a clock source with tolerance less than ±25% untrimmed. An 8-bit trimming register allows adjustment to a tolerance of less than ±5%.

The internal oscillator will generate a clock of 12.8 MHz typical (INTCLK) resulting in a bus speed (internal clock  $\div$  4) of 3.2 MHz. 3.2 MHz came from the maximum bus speed guaranteed at 3 V which is 4 MHz. Since the internal oscillator will have a  $\pm$ 25% tolerance (pre-trim), then the  $\pm$ 25% case should not allow a frequency higher than 4 MHz:

3.2 MHz + 25% = 4 MHz

Figure 11-3 shows how BUSCLKX4 is derived from INTCLK and, like the RC oscillator, OSC2 can output BUSCLKX4 by setting OSC2EN in PTAPUE register. See Chapter 12 Input/Output Ports (PORTS)



**Oscillator Module (OSC)** 

## 11.3.3 XTAL Oscillator


The XTAL oscillator circuit is designed for use with an external crystal or ceramic resonator to provide an accurate clock source. In this configuration, the OSC2 pin is dedicated to the external crystal circuit. The OSC2EN bit in the port A pullup enable register has no effect when this clock mode is selected.

In its typical configuration, the XTAL oscillator is connected in a Pierce oscillator configuration, as shown in Figure 11-2. This figure shows only the logical representation of the internal components and may not represent actual circuitry. The oscillator configuration uses five components:

- Crystal, X<sub>1</sub>
- Fixed capacitor, C<sub>1</sub>
- Tuning capacitor, C<sub>2</sub> (can also be a fixed capacitor)
- Feedback resistor, R<sub>B</sub>
- Series resistor, R<sub>s</sub> (optional)

#### NOTE

The series resistor ( $R_{\rm S}$ ) is included in the diagram to follow strict Pierce oscillator guidelines and may not be required for all ranges of operation, especially with high frequency crystals. Refer to the crystal manufacturer's data for more information.



Note 1.

R<sub>S</sub> can be zero (shorted) when used with higher-frequency crystals. Refer to manufacturer's data. See Chapter 16 Electrical Specifications for component value recommendations.

Figure 11-2. XTAL Oscillator External Connections



## Input/Output Ports (PORTS)

# PTAPUE[5:0] — Port A Input Pullup Enable Bits

These read/write bits are software programmable to enable pullup devices on port A pins.

- 1 = Corresponding port A pin configured to have internal pull if its DDRA bit is set to 0
- 0 = Pullup device is disconnected on the corresponding port A pin regardless of the state of its DDRA bit

Table 12-1 summarizes the operation of the port A pins.

Table 12-1. Port A Pin Functions

PTAPUE	DDRA	РТА	I/O Pin	Accesses to DDRA	Access	ses to PTA
Bit	Bit	Bit	Mode	Read/Write	Read	Write
1	0	X <sup>(1)</sup>	Input, V <sub>DD</sub> <sup>(2)</sup>	DDRA5-DDRA0	Pin	PTA5-PTA0 <sup>(3)</sup>
0	0	Х	Input, Hi-Z <sup>(4)</sup>	DDRA5-DDRA0	Pin	PTA5-PTA0 <sup>(3)</sup>
Х	1	X Output		DDRA5-DDRA0	PTA5-PTA0	PTA5-PTA0 <sup>(5)</sup>

- 1. X = don't care
- 2. I/O pin pulled to V<sub>DD</sub> by internal pullup.
- 3. Writing affects data register, but does not affect input.
- 4. Hi-Z = high impedance
- 5. Output does not apply to PTA2

## 12.3 Port B

Port B is an 8-bit general purpose I/O port. Port B is only available on the MC68HC908QY1, MC68HC908QY2, and MC68HC908QY4.

# 12.3.1 Port B Data Register

The port B data register (PTB) contains a data latch for each of the eight port B pins.



Figure 12-5. Port B Data Register (PTB)

## PTB[7:0] — Port B Data Bits

These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.



# 15.2.2.3 Break Auxiliary Register

The break auxiliary register (BRKAR) contains a bit that enables software to disable the COP while the MCU is in a state of break interrupt with monitor mode.




Figure 15-6. Break Auxiliary Register (BRKAR)

#### BDCOP — Break Disable COP Bit

This read/write bit disables the COP during a break interrupt. Reset clears the BDCOP bit.

- 1 = COP disabled during break interrupt
- 0 = COP enabled during break interrupt

# 15.2.2.4 Break Status Register

The break status register (BSR) contains a flag to indicate that a break caused an exit from wait mode. This register is only used in emulation mode.




Figure 15-7. Break Status Register (BSR)

# SBSW — SIM Break Stop/Wait

SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it.

- 1 = Wait mode was exited by break interrupt
- 0 = Wait mode was not exited by break interrupt






Figure 15-12. Monitor Mode Circuit (Internal Clock, No High Voltage)

Simple monitor commands can access any memory address. In monitor mode, the MCU can execute code downloaded into RAM by a host computer while most MCU pins retain normal operating mode functions. All communication between the host computer and the MCU is through the PTA0 pin. A level-shifting and multiplexing interface is required between PTA0 and the host computer. PTA0 is used in a wired-OR configuration and requires a pullup resistor.

The monitor code has been updated from previous versions of the monitor code to allow enabling the internal oscillator to generate the internal clock. This addition, which is enabled when  $\overline{IRQ}$  is held low out of reset, is intended to support serial communication/programming at 9600 baud in monitor mode by using the internal oscillator, and the internal oscillator user trim value OSCTRIM (FLASH location \$FFC0, if programmed) to generate the desired internal frequency (3.2 MHz). Since this feature is enabled only when  $\overline{IRQ}$  is held low out of reset, it cannot be used when the reset vector is programmed (i.e., the value is not \$FFFF) because entry into monitor mode in this case requires  $V_{TST}$  on  $\overline{IRQ}$ . The  $\overline{IRQ}$  pin must remain low during this monitor session in order to maintain communication.

Table 15-1 shows the pin conditions for entering monitor mode. As specified in the table, monitor mode may be entered after a power-on reset (POR) and will allow communication at 9600 baud provided one of the following sets of conditions is met:

- If \$FFFE and \$FFFF do not contain \$FF (programmed state):
  - The external clock is 9.8304 MHz
  - $\overline{IRQ} = V_{TST}$
- If \$FFFE and \$FFFF contain \$FF (erased state):
  - The external clock is 9.8304 MHz
  - $\overline{IRQ} = V_{DD}$  (this can be implemented through the internal  $\overline{IRQ}$  pullup)
- If \$FFFE and \$FFFF contain \$FF (erased state):
  - $\overline{IRQ} = V_{SS}$  (internal oscillator is selected, no external clock required)

MC68HC908QY/QT Family Data Sheet, Rev. 6



Table 15-7. READSP (Read Stack Pointer) Command

Description	Reads stack pointer				
Operand	None				
Data Returned Returns incremented stack pointer value (SP + 1) in high-byte:low-byte order					
Opcode	Opcode \$0C				
Command Sequence					
FROM HOST  READSP  READSP  READSP  RETURN					

Table 15-8. RUN (Run User Program) Command

Description			
Operand None			
Data Returned None			
Opcode	\$28		
Command Sequence			
FROM HOST  V RUN  ECHO			

The MCU executes the SWI and PSHH instructions when it enters monitor mode. The RUN command tells the MCU to execute the PULH and RTI instructions. Before sending the RUN command, the host can modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6.




Figure 15-17. Stack Pointer at Monitor Mode Entry

MC68HC908QY/QT Family Data Sheet, Rev. 6



# 16.11 3-V Control Timing

Characteristic <sup>(1)</sup>	Symbol	Min	Max	Unit
Internal operating frequency	f <sub>OP</sub> (f <sub>Bus</sub> )	_	4	MHz
Internal clock period (1/f <sub>OP</sub> )	t <sub>cyc</sub>	250	_	ns
RST input pulse width low	t <sub>RL</sub>	200	_	ns
IRQ interrupt pulse width low (edge-triggered)	t <sub>ILIH</sub>	200	_	ns
IRQ interrupt pulse period	t <sub>ILIL</sub>	Note <sup>(2)</sup>	_	t <sub>cyc</sub>

<sup>1.</sup>  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.

<sup>2.</sup> The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{cyc}$ .




Figure 16-7. RST and IRQ Timing







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DICOMENT CONTROL REPOSITORY, PRINTED
VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED
COPY" IN FED.

MECHANICAL	DUTLINES
DICTIO	VARY

DO NOT SCALE THIS DRAWING | REV:

DOCUMENT	N□:	98ASH70107A
PAGE:		968





TITLE:

8 LEAD MFP

CASE NUMBER: 968-02

STANDARD: EIAJ

PACKAGE CODE: 6003 SHEET: 1 OF 4