



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, PWM
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	16-DIP (0.300", 7.62mm)
Supplier Device Package	16-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc908qy4cp



## **Revision History**

The following revision history table summarizes changes contained in this document. For your convenience, the page number designators have been linked to the appropriate location.

## **Revision History (Sheet 1 of 3)**

Date	Revision Level	Description	Page Number(s)
September, 2002	N/A	Initial release	N/A
		1.2 Features — Added 8-pin dual flat no lead (DFN) packages to features list.	19
		Figure 1-2. MCU Pin Assignments — Figure updated to include DFN packages.	21
		Figure 2-1. Memory Map — Clarified illegal address and unimplemented memory.	27
		Figure 2-2. Control, Status, and Data Registers — Corrected bit definitions for Port A Data Register (PTA) and Data Direction Register A (DDRA).	27
		Table 13-3. Interrupt Sources — Corrected vector addresses for keyboard interrupt and ADC conversion complete interrupt.	118
		Chapter 13 System Integration Module (SIM) — Removed reference to break status register as it is duplicated in break module.	113
	oscilla	11.3.1 Internal Oscillator and 11.3.1.1 Internal Oscillator Trimming — Clarified oscillator trim option ordering information and what to expect with untrimmed device.	92
		Figure 11-5. Oscillator Trim Register (OSCTRIM) — Bit 1 designation corrected.	98
December,	. Diagram upd	Figure 15-13. Monitor Mode Circuit (Internal Clock, No High Voltage) — Diagram updated for clarity.	150
2002	0.1	Figure 12-1. I/O Port Register Summary — Corrected bit definitions for PTA7, DDRA7, and DDRA6.	99
		Figure 12-2. Port A Data Register (PTA) — Corrected bit definition for PTA7.	100
		Figure 12-3. Data Direction Register A (DDRA) — Corrected bit definitions for DDRA7 and DDRA6.	101
		Figure 12-6. Port B Data Register (PTB) — Corrected bit definition for PTB1	103
		Chapter 9 Keyboard Interrupt Module (KBI) — Section reworked after deletion of auto wakeup for clarity.	83
		Chapter 4 Auto Wakeup Module (AWU) — New section added for clarity.	49
		Figure 10-1. LVI Module Block Diagram — Corrected LVI stop representation.	87
		Chapter 16 Electrical Specifications — Extensive changes made to electrical specifications.	169
		17.5 8-Pin Dual Flat No Lead (DFN) Package (Case #1452) — Added case outline drawing for DFN package.	177
		Chapter 17 Ordering Information and Mechanical Specifications — Added ordering information for DFN package.	185
January, 2003	0.2	4.2 Features — Corrected third bulleted item.	49



# **Revision History (Sheet 2 of 3)**

Date	Revision Level	Description	Page Number(s)
		Reformatted to meet latest M68HC08 documentation standards	N/A
		Figure 1-1. Block Diagram — Diagram redrawn to include keyboard interrupt module and TCLK pin designator.	20
		Figure 1-2. MCU Pin Assignments — Added TCLK pin designator.	21
		Table 1-2. Pin Functions — Added TCLK pin description.	22
		Table 1-3. Function Priority in Shared Pins — Revised table for clarity and to add TCLK.	23
August,		Figure 2-1. Memory Map — Corrected names for the IRQ status and control register (INTSCR) bits 3–0.	26
2003	1.0	3.7.3 ADC Input Clock Register — Clarified bit description for the ADC clock prescaler bits.	47
		4.3 Functional Description — Updated periodic wakeup request values.	51
		Figure 6-1. COP Block Diagram — Reworked for clarity	59
		Chapter 8 External Interrupt (IRQ) — Corrected bit names for MODE, IRQF, ACK, and IMASK	77–79
		Chapter 14 Timer Interface Module (TIM) — Added TCLK function.	131–139
		15.3 Monitor Module (MON) — Updated with additional data.	147
		Chapter 16 Electrical Specifications — Updated with additional data.	169–173
		Figure 2-2. Control, Status, and Data Registers — Deleted unimplemented areas from \$FFB0_\$FFBD and \$FFC2_\$FFCF as they are actually available. Also corrected \$FFBF designation from unimplemented to reserved.	27
		Figure 6-1. COP Block Diagram — Reworked for clarity	59
		6.3.2 STOP Instruction — Added subsection	60
		13.4.2 Active Resets from Internal Sources — Reworked notes for clarity.	111
October, 2003	2.0	Table 13-2. Reset Recovery Timing — Replaced previous table with new information.	112
		Chapter 14 Timer Interface Module (TIM) — Updated with additional data.	131
		Figure 15-3. Break I/O Register Summary — Corrected bit designators for the BRKAR register	143
		15.3 Monitor Module (MON) — Clarified seventh bullet.	147
		Table 17-1. MC Order Numbers — Corrected temperature and package designators.	175
January,	3.0	Figure 2-2. Control, Status, and Data Registers — Corrected reset state for the FLASH Block Protect Register at address location \$FFBE and the Internal Oscillator Trim Value at \$FFC0.	32
2004		Figure 2-5. FLASH Block Protect Register (FLBPR) — Restated reset state for clarity.	38



## 2.4 Input/Output (I/O) Section

Addresses \$0000–\$003F, shown in Figure 2-2, contain most of the control, status, and data registers. Additional I/O registers have these addresses:

- \$FE00 Break status register, BSR
- \$FE01 Reset status register, SRSR
- \$FE02 Break auxiliary register, BRKAR
- \$FE03 Break flag control register, BFCR
- \$FE04 Interrupt status register 1, INT1
- \$FE05 Interrupt status register 2, INT2
- \$FE06 Interrupt status register 3, INT3
- \$FE07 Reserved
- \$FE08 FLASH control register, FLCR
- \$FE09 Break address register high, BRKH
- \$FE0A Break address register low, BRKL
- \$FE0B Break status and control register, BRKSCR
- \$FE0C LVI status register, LVISR
- \$FE0D Reserved
- \$FFBE FLASH block protect register, FLBPR
- \$FFC0 Internal OSC trim value (factory programmed, VDD = 5.0 V)
- \$FFC1 Internal OSC trim value (factory programmed, VDD = 3.0 V)
- \$FFFF COP control register, COPCTL




Figure 2-2. Control, Status, and Data Registers (Sheet 1 of 5)


MC68HC908QY/QT Family Data Sheet, Rev. 6



Memory



#### **Analog-to-Digital Converter (ADC)**



RST, IRQ: Pins have internal (about 30K Ohms) pull up

PTA[0:5]: High current sink and source capability

PTA[0:5]: Pins have programmable keyboard interrupt and pull up

PTB[0:7]: Not available on 8-pin devices – MC68HC908QT1, MC68HC908QT2, and MC68HC908QT4 (see note in 12.1 Introduction)

ADC: Not available on the MC68HC908QY1 and MC68HC908QT1

Figure 3-1. Block Diagram Highlighting ADC Block and Pins



## **Central Processor Unit (CPU)**

## Table 7-1. Instruction Set Summary (Sheet 3 of 6)

Source	Operation Description			Effect on CCI			Address Mode		Opcode	Operand	les	
Form	• poration	2000 i piloti	٧	Н	I	N	Z	С	Add Mod	Opc	Ope	Cycles
CLI	Clear Interrupt Mask	I ← 0	_	-	0	-	-	-	INH	9A		2
CLR opr CLRA CLRX CLRH CLR opr,X CLR ,X CLR opr,SP	Clear	$\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ H \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \end{array}$	0	-	_	0	1	_	DIR INH INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd ff ff	3 1 1 3 2 4
CMP #opr CMP opr CMP opr, CMP opr,X CMP opr,X CMP,X CMP opr,SP CMP opr,SP	Compare A with M	(A) – (M)	ţ	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX SP1 SP2	A1 B1 C1 D1 E1 F1 9EE1 9ED1	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
COM opr COMA COMX COM opr,X COM ,X COM opr,SP	Complement (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = \$FF - (M) \\ A \leftarrow (\overline{A}) = \$FF - (M) \\ X \leftarrow (X) = \$FF - (M) \\ M \leftarrow (\overline{M}) = \$FF - (M) \end{array}$	0	_	_	1	‡	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	4 1 1 4 3 5
CPHX #opr CPHX opr	Compare H:X with M	(H:X) – (M:M + 1)	ţ	-	-	1	1	1	IMM DIR	65 75	ii ii+1 dd	3 4
CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP	Compare X with M	(X) – (M)	ţ	-	_	‡	1	‡	IMM DIR EXT IX2 IX1 IX SP1 SP2	A3 B3 C3 D3 E3 F3 9EE3 9ED3		23443245
DAA	Decimal Adjust A	(A) <sub>10</sub>	U	-	-	‡	1	1	INH	72		2
DBNZ opr,rel DBNZA rel DBNZX rel DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel	Decrement and Branch if Not Zero	$\begin{array}{l} A \leftarrow (A) - 1 \text{ or } M \leftarrow (M) - 1 \text{ or } X \leftarrow (X) - 1 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 3 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 2 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 4 + rel? \text{ (result)} \neq 0 \\ PC \leftarrow (PC) + 4 + rel? \text{ (result)} \neq 0 \end{array}$	_	_	_	-	-	_	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr rr ff rr rr ff rr	533546
DEC opr DECA DECX DEC opr,X DEC ,X DEC opr,SP	Decrement	$\begin{array}{l} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$	Į.	_	_	1	1	-	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	4 1 1 4 3 5
DIV	Divide	A ← (H:A)/(X) H ← Remainder	_	_	_	-	1	1	INH	52		7
EOR #opr EOR opr EOR opr, EOR opr,X EOR opr,X EOR,X EOR opr,SP EOR opr,SP	Exclusive OR M with A	$A \leftarrow (A \oplus M)$	0	_	_	<b>‡</b>	1	_	IMM DIR EXT IX2 IX1 IX SP1 SP2	A8 B8 C8 D8 E8 F8 9EE8 9ED8	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
INC opr INCA INCX INC opr,X INC ,X INC opr,SP	Increment	$ \begin{array}{c} M \leftarrow (M) + 1 \\ A \leftarrow (A) + 1 \\ X \leftarrow (X) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \\ M \leftarrow (M) + 1 \end{array} $	1	_	_	‡	<b>†</b>	_	DIR INH INH IX1 IX SP1	3C 4C 5C 6C 7C 9E6C	dd ff ff	4 1 1 4 3 5



## 8.7.1 IRQ Input Pins (IRQ)

The IRQ pin provides a maskable external interrupt source. The IRQ pin contains an internal pullup device.

## 8.8 Registers

The IRQ status and control register (INTSCR) controls and monitors operation of the IRQ module. See Chapter 5 Configuration Register (CONFIG).

The INTSCR has the following functions:

- Shows the state of the IRQ flag
- Clears the IRQ latch
- Masks the IRQ interrupt request
- Controls triggering sensitivity of the IRQ interrupt pin




Figure 8-3. IRQ Status and Control Register (INTSCR)

#### IRQF — IRQ Flag

This read-only status bit is set when the IRQ interrupt is pending.

- $1 = \overline{IRQ}$  interrupt pending
- $0 = \overline{IRQ}$  interrupt not pending

## ACK — IRQ Interrupt Request Acknowledge Bit

Writing a 1 to this write-only bit clears the IRQ latch. ACK always reads as 0.

#### IMASK — IRQ Interrupt Mask Bit

Writing a 1 to this read/write bit disables the IRQ interrupt request.

- 1 = IRQ interrupt request disabled
- 0 = IRQ interrupt request enabled

#### MODE — IRQ Edge/Level Select Bit


This read/write bit controls the triggering sensitivity of the  $\overline{IRQ}$  pin.

- $1 = \overline{IRQ}$  interrupt request on falling edges and low levels
- $0 = \overline{IRQ}$  interrupt request on falling edges only



80

#### **Keyboard Interrupt Module (KBI)**



RST, IRQ: Pins have internal (about 30K Ohms) pull up

PTA[0:5]: High current sink and source capability

PTA[0:5]: Pins have programmable keyboard interrupt and pull up

PTB[0:7]: Not available on 8-pin devices – MC68HC908QT1, MC68HC908QT2, and MC68HC908QT4 (see note in 12.1 Introduction)

ADC: Not available on the MC68HC908QY1 and MC68HC908QT1

Figure 9-1. Block Diagram Highlighting KBI Block and Pins

MC68HC908QY/QT Family Data Sheet, Rev. 6



Figure 12-3 shows the port A I/O logic.




Figure 12-3. Port A I/O Circuit

#### NOTE

Figure 12-3 does not apply to PTA2

When DDRAx is a 1, reading address \$0000 reads the PTAx data latch. When DDRAx is a 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit.

## 12.2.3 Port A Input Pullup Enable Register

The port A input pullup enable register (PTAPUE) contains a software configurable pullup device for each if the six port A pins. Each bit is individually configurable and requires the corresponding data direction register, DDRAx, to be configured as input. Each pullup device is automatically and dynamically disabled when its corresponding DDRAx bit is configured as output.




Figure 12-4. Port A Input Pullup Enable Register (PTAPUE)

#### OSC2EN — Enable PTA4 on OSC2 Pin

This read/write bit configures the OSC2 pin function when internal oscillator or RC oscillator option is selected. This bit has no effect for the XTAL or external oscillator options.

- 1 = OSC2 pin outputs the internal or RC oscillator clock (BUSCLKX4)
- 0 = OSC2 pin configured for PTA4 I/O, having all the interrupt and pullup functions

MC68HC908QY/QT Family Data Sheet, Rev. 6



## 13.5.2 SIM Counter During Stop Mode Recovery

The SIM counter also is used for stop mode recovery. The STOP instruction clears the SIM counter. After an interrupt, break, or reset, the SIM senses the state of the short stop recovery bit, SSREC, in the configuration register 1 (CONFIG1). If the SSREC bit is a 1, then the stop recovery is reduced from the normal delay of 4096 BUSCLKX4 cycles down to 32 BUSCLKX4 cycles. This is ideal for applications using canned oscillators that do not require long start-up times from stop mode. External crystal applications should use the full stop recovery time, that is, with SSREC cleared in the configuration register 1 (CONFIG1).

#### 13.5.3 SIM Counter and Reset States

External reset has no effect on the SIM counter (see 13.7.2 Stop Mode for details.) The SIM counter is free-running after all reset states. See 13.4.2 Active Resets from Internal Sources for counter control and internal reset recovery sequences.

## 13.6 Exception Control

Normal sequential program execution can be changed in three different ways:

- 1. Interrupts
  - a. Maskable hardware CPU interrupts
  - b. Non-maskable software interrupt instruction (SWI)
- Reset
- 3. Break interrupts

## 13.6.1 Interrupts

An interrupt temporarily changes the sequence of program execution to respond to a particular event. Figure 13-7 flow charts the handling of system interrupts.

Interrupts are latched, and arbitration is performed in the SIM at the start of interrupt processing. The arbitration result is a constant that the CPU uses to determine which vector to fetch. Once an interrupt is latched by the SIM, no other interrupt can take precedence, regardless of priority, until the latched interrupt is serviced (or the I bit is cleared).

At the beginning of an interrupt, the CPU saves the CPU register contents on the stack and sets the interrupt mask (I bit) to prevent additional interrupts. At the end of an interrupt, the RTI instruction recovers the CPU register contents from the stack so that normal processing can resume. Figure 13-8 shows interrupt entry timing. Figure 13-9 shows interrupt recovery timing.



#### Timer Interface Module (TIM)

## 14.4.4.1 Unbuffered PWM Signal Generation

Any output compare channel can generate unbuffered PWM pulses as described in 14.4.4 Pulse Width Modulation (PWM). The pulses are unbuffered because changing the pulse width requires writing the new pulse width value over the old value currently in the TIM channel registers.

An unsynchronized write to the TIM channel registers to change a pulse width value could cause incorrect operation for up to two PWM periods. For example, writing a new value before the counter reaches the old value but after the counter reaches the new value prevents any compare during that PWM period. Also, using a TIM overflow interrupt routine to write a new, smaller pulse width value may cause the compare to be missed. The TIM may pass the new value before it is written.

Use the following methods to synchronize unbuffered changes in the PWM pulse width on channel x:

- When changing to a shorter pulse width, enable channel x output compare interrupts and write the
  new value in the output compare interrupt routine. The output compare interrupt occurs at the end
  of the current pulse. The interrupt routine has until the end of the PWM period to write the new
  value.
- When changing to a longer pulse width, enable TIM overflow interrupts and write the new value in the TIM overflow interrupt routine. The TIM overflow interrupt occurs at the end of the current PWM period. Writing a larger value in an output compare interrupt routine (at the end of the current pulse) could cause two output compares to occur in the same PWM period.

#### NOTE

In PWM signal generation, do not program the PWM channel to toggle on output compare. Toggling on output compare prevents reliable 0% duty cycle generation and removes the ability of the channel to self-correct in the event of software error or noise. Toggling on output compare also can cause incorrect PWM signal generation when changing the PWM pulse width to a new, much larger value.

#### 14.4.4.2 Buffered PWM Signal Generation

Channels 0 and 1 can be linked to form a buffered PWM channel whose output appears on the TCH0 pin. The TIM channel registers of the linked pair alternately control the pulse width of the output.

Setting the MS0B bit in TIM channel 0 status and control register (TSC0) links channel 0 and channel 1. The TIM channel 0 registers initially control the pulse width on the TCH0 pin. Writing to the TIM channel 1 registers enables the TIM channel 1 registers to synchronously control the pulse width at the beginning of the next PWM period. At each subsequent overflow, the TIM channel registers (0 or 1) that control the pulse width are the ones written to last. TSC0 controls and monitors the buffered PWM function, and TIM channel 1 status and control register (TSC1) is unused. While the MS0B bit is set, the channel 1 pin, TCH1, is available as a general-purpose I/O pin.

#### NOTE

In buffered PWM signal generation, do not write new pulse width values to the currently active channel registers. User software should track the currently active channel to prevent writing a new value to the active channel. Writing to the active channel registers is the same as generating unbuffered PWM signals.



#### **Timer Interface Module (TIM)**




Figure 14-7. TIM Channel Status and Control Registers (TSC0:TSC1)

#### CHxF — Channel x Flag Bit

When channel x is an input capture channel, this read/write bit is set when an active edge occurs on the channel x pin. When channel x is an output compare channel, CHxF is set when the value in the TIM counter registers matches the value in the TIM channel x registers.

Clear CHxF by reading the TIM channel x status and control register with CHxF set and then writing a 0 to CHxF. If another interrupt request occurs before the clearing sequence is complete, then writing a 0 to CHxF has no effect. Therefore, an interrupt request cannot be lost due to inadvertent clearing of CHxF.

Reset clears the CHxF bit. Writing a 1 to CHxF has no effect.

- 1 = Input capture or output compare on channel x
- 0 = No input capture or output compare on channel x

#### CHxIE — Channel x Interrupt Enable Bit

This read/write bit enables TIM CPU interrupt service requests on channel x. Reset clears the CHxIE bit.

- 1 = Channel x CPU interrupt requests enabled
- 0 = Channel x CPU interrupt requests disabled

#### MSxB — Mode Select Bit B

This read/write bit selects buffered output compare/PWM operation. MSxB exists only in the TIM channel 0 status and control register.

Setting MS0B disables the channel 1 status and control register and reverts TCH1 to general-purpose I/O.

Reset clears the MSxB bit.

- 1 = Buffered output compare/PWM operation enabled
- 0 = Buffered output compare/PWM operation disabled

#### MSxA — Mode Select Bit A

When ELSxB:A  $\neq$  00, this read/write bit selects either input capture operation or unbuffered output compare/PWM operation. See Table 14-3.

- 1 = Unbuffered output compare/PWM operation
- 0 = Input capture operation

MC68HC908QY/QT Family Data Sheet, Rev. 6



# **Chapter 15 Development Support**

#### 15.1 Introduction

This section describes the break module, the monitor read-only memory (MON), and the monitor mode entry methods.

## 15.2 Break Module (BRK)

The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program.

#### Features include:

- Accessible input/output (I/O) registers during the break Interrupt
- Central processor unit (CPU) generated break interrupts
- Software-generated break interrupts
- Computer operating properly (COP) disabling during break interrupts

## 15.2.1 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal (BKPT) to the system integration module (SIM). The SIM then causes the CPU to load the instruction register with a software interrupt instruction (SWI). The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).

The following events can cause a break interrupt to occur:

- A CPU generated address (the address in the program counter) matches the contents of the break address registers.
- Software writes a 1 to the BRKA bit in the break status and control register.

When a CPU generated address matches the contents of the break address registers, the break interrupt is generated. A return-from-interrupt instruction (RTI) in the break routine ends the break interrupt and returns the microcontroller unit (MCU) to normal operation.

Figure 15-2 shows the structure of the break module.



#### **Development Support**

#### 15.2.2.1 Break Status and Control Register

The break status and control register (BRKSCR) contains break module enable and status bits.




Figure 15-3. Break Status and Control Register (BRKSCR)

#### **BRKE** — Break Enable Bit

This read/write bit enables breaks on break address register matches. Clear BRKE by writing a 0 to bit 7. Reset clears the BRKE bit.

- 1 = Breaks enabled on 16-bit address match
- 0 = Breaks disabled

#### **BRKA** — Break Active Bit

This read/write status and control bit is set when a break address match occurs. Writing a 1 to BRKA generates a break interrupt. Clear BRKA by writing a 0 to it before exiting the break routine. Reset clears the BRKA bit.

- 1 = Break address match
- 0 = No break address match

## 15.2.2.2 Break Address Registers

The break address registers (BRKH and BRKL) contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers.




Figure 15-4. Break Address Register High (BRKH)




Figure 15-5. Break Address Register Low (BRKL)



## 16.9 3-V DC Electrical Characteristics

Characteristic <sup>(1)</sup>	Symbol	Min	Typ <sup>(2)</sup>	Max	Unit
Output high voltage  I <sub>Load</sub> = -0.6 mA, all I/O pins  I <sub>Load</sub> = -4.0 mA, all I/O pins  I <sub>Load</sub> = -10.0 mA, PTA0, PTA1, PTA3-PTA5 only	V <sub>ОН</sub>	V <sub>DD</sub> -0.3 V <sub>DD</sub> -1.0 V <sub>DD</sub> -0.8		_ _ _	V
Maximum combined I <sub>OH</sub> (all I/O pins)	I <sub>OHT</sub>	_	_	50	mA
Output low voltage $I_{Load}$ = 0.5 mA, all I/O pins $I_{Load}$ = 6.0 mA, all I/O pins $I_{Load}$ = 10.0 mA, PTA0, PTA1, PTA3-PTA5 only	V <sub>OL</sub>	_ _ _	_ _ _	0.3 1.0 0.8	V
Maximum combined I <sub>OL</sub> (all I/O pins)	l <sub>OLT</sub>	_	_	50	mA
Input high voltage PTA0-PTA5, PTB0-PTB7	V <sub>IH</sub>	0.7 x V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input low voltage PTA0-PTA5, PTB0-PTB7	V <sub>IL</sub>	V <sub>SS</sub>	_	0.3 x V <sub>DD</sub>	V
Input hysteresis	V <sub>HYS</sub>	0.06 x V <sub>DD</sub>	_	_	V
DC injection current, all ports	I <sub>INJ</sub>	-2	_	+2	mA
Total dc current injection (sum of all I/O)	I <sub>INJTOT</sub>	-25	_	+25	mA
Ports Hi-Z leakage current	I <sub>IL</sub>	-1	±0.1	+1	μΑ
Capacitance Ports (as input) Ports (as input)	C <sub>IN</sub> C <sub>OUT</sub>		_	12 8	pF
POR rearm voltage <sup>(3)</sup>	V <sub>POR</sub>	0	_	100	mV
POR rise time ramp rate <sup>(4)</sup>	R <sub>POR</sub>	0.035	_	_	V/ms
Monitor mode entry voltage	V <sub>TST</sub>	V <sub>DD</sub> + 2.5	_	V <sub>DD</sub> + 4.0	V
Pullup resistors <sup>(5)</sup> PTA0–PTA5, PTB0–PTB7	R <sub>PU</sub>	16	26	36	kΩ
Low-voltage inhibit reset, trip falling voltage	V <sub>TRIPF</sub>	2.40	2.55	2.70	V
Low-voltage inhibit reset, trip rising voltage	V <sub>TRIPR</sub>	2.50	2.65	2.80	V
Low-voltage inhibit reset/recover hysteresis	V <sub>HYS</sub>	_	60	_	mV

- 1.  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted.
- 2. Typical values reflect average measurements at midpoint of voltage range, 25•C only.
- 3. Maximum is highest voltage that POR is guaranteed.
- 4. If minimum V<sub>DD</sub> is not reached before the internal POR reset is released, the LVI will hold the part in reset until minimum  $V_{DD}$  is reached. 5.  $R_{PU}$  are measured at  $V_{DD}$  = 3.0 V




## **16.16 Memory Characteristics**

Characteristic	Symbol	Min	Тур	Max	Unit
RAM data retention voltage	V <sub>RDR</sub>	1.3	_	_	V
FLASH program bus clock frequency	_	1	_		MHz
FLASH read bus clock frequency	f <sub>Read</sub> <sup>(1)</sup>	0	_	8 M	Hz
FLASH page erase time <1 k cycles >1 k cycles	t <sub>Erase</sub>	0.9 3.6	1 4	1.1 5.5	ms
FLASH mass erase time	t <sub>MErase</sub>	4	_	_	ms
FLASH PGM/ERASE to HVEN setup time	t <sub>NVS</sub>	10	_	_	μS
FLASH high-voltage hold time	t <sub>NVH</sub>	5	_	_	μS
FLASH high-voltage hold time (mass erase)	t <sub>NVHL</sub>	100	_	_	μS
FLASH program hold time	t <sub>PGS</sub>	5	_	_	μS
FLASH program time	t <sub>PROG</sub>	30	_	40	μS
FLASH return to read time	t <sub>RCV</sub> <sup>(2)</sup>	1	_	_	μS
FLASH cumulative program HV period	t <sub>HV</sub> <sup>(3)</sup>	_	_	4	ms
FLASH endurance <sup>(4)</sup>	_	10 k	100 k	_	Cycles
FLASH data retention time <sup>(5)</sup>		15	100	_	Years

- 1.  $f_{\mbox{\scriptsize Read}}$  is defined as the frequency range for which the FLASH memory can be read.
- 2. t<sub>RCV</sub> is defined as the time it needs before the FLASH can be read after turning off the high voltage charge pump, by clearing HVEN to 0.
- 3.  $t_{HV}$  is defined as the cumulative high voltage programming time to the same row before next erase.  $t_{HV}$  must satisfy this condition:  $t_{NVS} + t_{NVH} + t_{PGS} + (t_{PROG} \times 32) \le t_{HV}$  maximum.
- 4. Typical endurance was evaluated for this product family. For additional information on how Freescale defines *Typical Endurance*, please refer to Engineering Bulletin EB619.
- 5. Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25•C using the Arrhenius equation. For additional information on how Freescale defines *Typical Data Retention*, please refer to Engineering Bulletin EB618.





DETAIL "D"

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	OT TO SCALE	
TITLE:		DOCUMENT NO	: 98ASB42420B	REV: N
8 LD PDIP		CASE NUMBER	: 626–06	19 MAY 2005
		STANDARD: NO	N-JEDEC	







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
DIRECTLY FROM THE DICOMENT CONTROL REPOSITORY, PRINTED
VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED
CODY" IN PED.

MECHANICAL	DUTLINES
חורדותו	NΔRY

DO NOT SCALE THIS DRAWING | REV:

DOCUMENT	N□:	98ASH70107A
PAGE:		968





TITLE:

8 LEAD MFP

CASE NUMBER: 968-02

STANDARD: EIAJ

PACKAGE CODE: 6003 SHEET: 1 OF 4





FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED 'CONTROLLED COPY' IN RED.


## MECHANICAL DUTLINES DICTIONARY

DO NOT SCALE THIS DRAWING

DOCUMENT	N□:	98ASH70247A
PAGE:		948F

В

REV:



TITLE:	CASE NUMBER: 948F-01				
16 LD TSSOP, PITCH 0.65MM	STANDARD: JEDEC				
, in the second	PACKAGE CODE: 6117 SHEET: 1 OF 4				



## MECHANICAL DUTLINES DICTIONARY

DOCUMENT	N□:	98ASH70247A	
PAGE:		948F	
DE\/.		D	

DO NOT SCALE THIS DRAWING REV:

## NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.



DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.



DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE [-W-]

	TITLE:	CASE NUMBER: 948F-01
	16 LD TSSOP, PITCH 0.65MM	STANDARD: JEDEC
		PACKAGE CODE: 6117 SHEET: 3 OF 4