

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

EXF

Details	
Product Status	Active
Number of LABs/CLBs	18144
Number of Logic Elements/Cells	-
Total RAM Bits	165888
Number of I/O	418
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TA)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ax1000-1fgg676m


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Microsemi

Axcelerator Family FPGAs

# **Ordering Information**



		User I/Os (Includi	ng Clock Buffers)		
Package	AX125	AX250	AX500	AX1000	AX2000
PQ208	-	115	115	-	_
CQ208	-	115	115	-	-
CQ256	-	-	_	-	136
FG256	138	138	_	-	_
FG324	168	_	_	-	_
CQ352	-	198	198	198	198
FG484	-	248	317	317	_
CG624	-	_	_	418	418
FG676	-	_	336	418	-
BG729	-	-	_	516	_
FG896	-	_	_	516	586
FG1152	-	_	_	-	684

# **Device Resources**

Note: The FG256, FG324, and FG484 are footprint compatible with one another. The FG676, FG896, and FG1152 are also footprint compatible with one another.






Figure 1-7 • I/O Cluster Arrangement

# Routing

The AX hierarchical routing structure ties the logic modules, the embedded memory blocks, and the I/O modules together (Figure 1-8 on page 1-6). At the lowest level, in and between SuperClusters, there are three local routing structures: FastConnect, DirectConnect, and CarryConnect routing. DirectConnects provide the highest performance routing inside the SuperClusters by connecting a C-cell to the adjacent R-cell. DirectConnects do not require an antifuse to make the connection and achieve a signal propagation time of less than 0.1 ns.

FastConnects provide high-performance, horizontal routing inside the SuperCluster and vertical routing to the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering a maximum routing delay of 0.4 ns.

CarryConnects are used for routing carry logic between adjacent SuperClusters. They connect the FCO output of one two-bit, C-cell carry logic to the FCI input of the two-bit, C-cell carry logic of the SuperCluster below it. CarryConnects do not require an antifuse to make the connection and achieve a signal propagation time of less than 0.1 ns.

The next level contains the core tile routing. Over the SuperClusters within a core tile, both vertical and horizontal tracks run across rows or columns, respectively. At the chip level, vertical and horizontal tracks extend across the full length of the device, both north-to-south and east-to-west. These tracks are composed of highway routing that extend the entire length of the device (segmented at core tile boundaries) as well as segmented routing of varying lengths.



**Detailed Specifications** 

# Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential standards.

## Using the Voltage-Referenced I/O Standards

Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed in Designer.

# Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing very high-speed systems.

To implement a DDR, users need to:

- 1. Instantiate an input buffer (with the required I/O standard)
- 2. Instantiate the DDR\_REG macro (Figure 2-6)
- 3. Connect the output from the Input buffer to the input of the DDR macro




Figure 2-6 • DDR Register

## Macros for Specific I/O Standards

There are different macro types for any I/O standard or feature that determine the required VCCI and VREF voltages for an I/O. The generic buffer macros require the LVTTL standard with slow slew rate and 24 mA-drive strength. LVTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:

- CLKBUF: Clock Buffer
- HCLKBUF: Hardwired Clock Buffer
- INBUF: Input Buffer
- OUTBUF: Output Buffer
- TRIBUF: Tristate Buffer
- BIBUF: Bidirectional Buffer

Other macros include the following:

- Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential inputs (e.g. INBUF\_LVDS) or a pair of differential outputs (e.g. OUTBUF\_LVPECL).
- Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available only with TTL and LVCMOS thresholds. They can be used to model the behavior of the pull-up and pull-down resistors available in the architecture. Whenever an input pin is left unconnected, the output pin will either go high or low rather than unknown. This allows users to leave inputs unconnected without having the negative effect on simulation of propagating unknowns.
- DDR\_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to implement a double data rate register. Designer software will map it to the I/O module in the same way it maps the other registers to the I/O module.



**Detailed Specifications** 

#### Table 2-36 • 3.3 V PCI-X I/O Module

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T<sub>J</sub> =  $70^{\circ}$ C

		-2 Speed			–1 Speed		Std Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
3.3 V PCI-X	3.3 V PCI-X Output Module Timing							
t <sub>DP</sub>	Input Buffer		1.57		1.79		2.10	ns
t <sub>PY</sub>	Output Buffer		2.10		2.40		2.82	ns
t <sub>ENZL</sub>	Enable to Pad Delay through the Output Buffer—Z to Low		1.61		1.62		1.63	ns
t <sub>ENZH</sub>	Enable to Pad Delay through the Output Buffer—Z to High		1.59		1.60		1.61	ns
t <sub>ENLZ</sub>	Enable to Pad Delay through the Output Buffer—Low to Z		2.65		3.02		3.55	ns
t <sub>ENHZ</sub>	Enable to Pad Delay through the Output Buffer—High to Z		3.11		3.55		4.17	ns
t <sub>IOCLKQ</sub>	Sequential Clock-to-Q for the I/O Input Register		0.67		0.77		0.90	ns
t <sub>IOCLKY</sub>	Clock-to-output Y for the I/O Output Register and the I/O Enable Register		0.67		0.77		0.90	ns
t <sub>SUD</sub>	Data Input Set-Up		0.23		0.27		0.31	ns
t <sub>SUE</sub>	Enable Input Set-Up		0.26		0.30		0.35	ns
t <sub>HD</sub>	Data Input Hold		0.00		0.00		0.00	ns
t <sub>HE</sub>	Enable Input Hold		0.00		0.00		0.00	ns
t <sub>CPWHL</sub>	Clock Pulse Width High to Low	0.39		0.39		0.39		ns
t <sub>CPWLH</sub>	Clock Pulse Width Low to High	0.39		0.39		0.39		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	0.37		0.37		0.37		ns
t <sub>REASYN</sub>	Asynchronous Recovery Time		0.13		0.15		0.17	ns
t <sub>HASYN</sub>	Asynchronous Removal Time		0.00		0.00		0.00	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.23		0.27		0.31	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.23		0.27		0.31	ns

# **Voltage-Referenced I/O Standards**


# GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It requires a differential amplifier input buffer and an Open Drain output buffer. The VCCI pin should be connected to 2.5 V or 3.3 V. Note that 2.5 V GTL+ is not supported across the full military temperature range.

Table 2-37 • DC Input and Output Levels

	VIL	VIH		VOL	VOH	IOL	IOH
Min., V	Max., V	Min., V	Max., V	Max., V	Min., V	mA	mA
N/A	VREF – 0.1	VREF + 0.1	N/A	0.6	NA	NA	NA

# AC Loadings



## Figure 2-19 • AC Test Loads

Table 2-38 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ) (V)	C <sub>load</sub> (pF)
VREF – 0.2	VREF + 0.2	VREF	1.0	10

*Note:* \* *Measuring Point* = VTRIP

# Timing Characteristics

#### Table 2-39 • 2.5 V GTL+ I/O Module

#### Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 2.3 V, $T_J$ = 70°C

		–2 S	peed	-1 S	peed	Std S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
2.5 V GTL+	I/O Module Timing							
t <sub>DP</sub>	Input Buffer		1.71		1.95		2.29	ns
t <sub>PY</sub>	Output Buffer		1.13		1.29		1.52	ns
t <sub>ICLKQ</sub>	Clock-to-Q for the I/O input register		0.67		0.77		0.90	ns
t <sub>oclkq</sub>	Clock-to-Q for the I/O output register and the I/O enable register		0.67		0.77		0.90	ns
t <sub>SUD</sub>	Data Input Set-Up		0.23		0.27		0.31	ns
t <sub>SUE</sub>	Enable Input Set-Up		0.26		0.30		0.35	ns
t <sub>HD</sub>	Data Input Hold		0.00		0.00		0.00	ns
t <sub>HE</sub>	Enable Input Hold		0.00		0.00		0.00	ns
t <sub>CPWHL</sub>	Clock Pulse Width High to Low	0.39		0.39		0.39		ns
t <sub>CPWLH</sub>	Clock Pulse Width Low to High	0.39		0.39		0.39		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	0.37		0.37		0.37		ns
t <sub>REASYN</sub>	Asynchronous Recovery Time		0.13		0.15		0.17	ns
t <sub>HASYN</sub>	Asynchronous Removal Time		0.00		0.00		0.00	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.23		0.27		0.31	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.23		0.27		0.31	ns



**PLL Configurations** 

The following rules apply to the different PLL inputs and outputs:

## **Reference Clock**

The RefCLK can be driven by (Figure 2-50):


- 1. Global routed clocks (CLKE/F/G/H) or user-created clock network
- 2. CLK1 output of an adjacent PLL
- 3. [H]CLKxP (single-ended or voltage-referenced)
- 4. [H]CLKxP/[H]CLKxN pair (differential modes like LVPECL or LVDS)

# Feedback Clock


The feedback clock can be driven by (Figure 2-51 on page 2-78):


- 1. Global routed clocks (CLKE/F/G/H) or user-created clock network
- 2. External [H]CLKxP/N I/O pad(s) from the adjacent PLL cell
- 3. An internal signal from the PLL block





Any macro from the core, except HCLK nets





#### Figure 2-50 • Reference Clock Connections




Figure 2-51 • Feedback Clock Connections

		–2 S	peed	–1 S	peed	Std Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Write Mode								
t <sub>WDASU</sub>	Write Data Setup vs. WCLK		5.78		6.58		7.74	ns
t <sub>WDAHD</sub>	Write Data Hold vs. WCLK		0.00		0.00		0.00	ns
t <sub>WADSU</sub>	Write Address Setup vs. WCLK		5.78		6.58		7.74	ns
t <sub>WADHD</sub>	Write Address Hold vs. WCLK		0.00		0.00		0.00	ns
t <sub>WENSU</sub>	Write Enable Setup vs. WCLK		5.78		6.58		7.74	ns
t <sub>WENHD</sub>	Write Enable Hold vs. WCLK		0.00		0.00		0.00	ns
t <sub>WCKH</sub>	WCLK Minimum High Pulse Width	0.75		0.75		0.75		ns
t <sub>WCLK</sub>	WCLK Minimum Low Pulse Width	5.13		5.13		5.13		ns
t <sub>WCKP</sub>	WCLK Minimum Period	5.88		5.88		5.88		ns
Read Mode								
t <sub>RADSU</sub>	Read Address Setup vs. RCLK		6.75		7.69		9.04	ns
t <sub>RADHD</sub>	Read Address Hold vs. RCLK		0.00		0.00		0.00	ns
t <sub>RENSU</sub>	Read Enable Setup vs. RCLK		6.75		7.69		9.04	ns
t <sub>RENHD</sub>	Read Enable Hold vs. RCLK		0.00		0.00		0.00	ns
t <sub>RCK2RD1</sub>	RCLK-To-OUT (Pipelined)		3.39		3.86		4.54	ns
t <sub>RCK2RD2</sub>	RCLK-To-OUT (Non-Pipelined)		4.93		5.62		6.61	ns
t <sub>RCLKH</sub>	RCLK Minimum High Pulse Width	0.73		0.73		0.73		ns
t <sub>RCLKL</sub>	RCLK Minimum Low Pulse Width	5.77		5.77		5.77		ns
t <sub>RCKP</sub>	RCLK Minimum Period	6.50		6.50		6.50		ns

# Table 2-92 • Eight RAM Blocks Cascaded

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V,  $T_J$  = 70°C

Note: Timing data for these eight cascaded RAM blocks uses a depth of 32,768. For all other combinations, use Microsemi's timing software.



**Detailed Specifications** 

#### Table 2-100 • Four FIFO Blocks Cascaded

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T<sub>J</sub> =  $70^{\circ}\text{C}$ 

		–2 S	-2 Speed -1 Speed			Std S		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
FIFO Module	FIFO Module Timing							
t <sub>WSU</sub>	Write Setup		14.60		16.63		19.55	ns
t <sub>WHD</sub>	Write Hold		0.00		0.00		0.00	ns
t <sub>WCKH</sub>	WCLK High		0.75		0.75		0.75	ns
t <sub>WCKL</sub>	WCLK Low		2.51		2.51		2.51	ns
t <sub>WCKP</sub>	Minimum WCLK Period	3.26		3.26		3.26		ns
t <sub>RSU</sub>	Read Setup		15.27		17.39		20.44	ns
t <sub>RHD</sub>	Read Hold		0.00		0.00		0.00	ns
t <sub>RCKH</sub>	RCLK High		0.73		0.73		0.73	ns
t <sub>RCKL</sub>	RCLK Low		2.96		2.96		2.96	ns
t <sub>RCKP</sub>	Minimum RCLK period	3.69		3.69		3.69		ns
t <sub>CLRHF</sub>	Clear High		0.00		0.00		0.00	ns
t <sub>CLR2FF</sub>	Clear-to-flag (EMPTY/FULL)		1.92		2.18		2.57	ns
t <sub>CLR2AF</sub>	Clear-to-flag (AEMPTY/AFULL)		4.39		5.00		5.88	ns
t <sub>CK2FF</sub>	Clock-to-flag (EMPTY/FULL)		2.13		2.42		2.85	ns
t <sub>CK2AF</sub>	Clock-to-flag (AEMPTY/AFULL)		5.04		5.75		6.75	ns
t <sub>RCK2RD1</sub>	RCLK-To-OUT (Pipelined)		2.36		2.69		3.16	ns
t <sub>RCK2RD2</sub>	RCLK-To-OUT (Nonpipelined)		2.83		3.23		3.79	ns

Note: Timing data for these four cascaded FIFO blocks uses a depth of 16,384. For all other combinations, use Microsemi's timing software.

throughout the fabric of the device and may be programmed by the user to thwart attempts to reverse engineer the device by attempting to exploit either the programming or probing interfaces. Both invasive and noninvasive attacks against an Axcelerator device that access or bypass these security fuses will destroy access to the rest of the device. (refer to the *Design Security in Nonvolatile Flash and Antifuse FPGAs* white paper).

Look for this symbol to ensure your valuable IP is protected with highest level of security in the industry.



#### Figure 2-69 • FuseLock Logo

To ensure maximum security in Axcelerator devices, it is recommended that the user program the device security fuse (SFUS). When programmed, the Silicon Explorer II testing probes are disabled to prevent internal probing, and the programming interface is also disabled. All JTAG public instructions are still accessible by the user.

For more information, refer to the Implementation of Security in Actel Antifuse FPGAs application note.

## **Global Set Fuse**

The Global Set Fuse determines if all R-cells and I/O registers (InReg, OutReg, and EnReg) are either cleared or preset by driving the GCLR and GPSET inputs of all R-cells and I/O Registers (Figure 2-31 on page 2-58). Default setting is to clear all registers (GCLR = 0 and GPSET =1) at device power-up. When the GBSETFUS option is checked during FUSE file generation, all registers are preset (GCLR = 1 and GPSET = 0). A local CLR or PRESET will take precedence over this setting. Both pins are pulled High during normal device operation. For use details, see the Libero IDE online help.

# Silicon Explorer II Probe Interface

Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer tools, allows users to examine any of the internal nets (except I/O registers) of the device while it is operating in a prototype or a production system. The user can probe up to four nodes at a time without changing the placement and routing of the design and without using any additional device resources. Highlighted nets in Designer's ChipPlanner can be accessed using Silicon Explorer II in order to observe their real time values.


Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle. In addition, Silicon Explorer II does not require relayout or additional MUXes to bring signals out to external pins, which is necessary when using programmable logic devices from other suppliers. By eliminating multiple place-and-route program cycles, the integrity of the design is maintained throughout the debug process.

Each member of the Axcelerator family has four external pads: PRA, PRB, PRC, and PRD. These can be used to bring out four probe signals from the Axcelerator device (note that the AX125 only has two probe signals that can be observed: PRA and PRB). Each core tile has up to two probe signals. To disallow probing, the SFUS security fuse in the silicon signature has to be programmed (see "Special Fuses" on page 2-108).

Silicon Explorer II connects to the host PC using a standard serial port connector. Connections to the circuit board are achieved using a nine-pin D-Sub connector (Figure 1-9 on page 1-7). Once the design has been placed-and-routed, and the Axcelerator device has been programmed, Silicon Explorer II can be connected and the Explorer software can be launched.

Silicon Explorer II comes with an additional optional PC hosted tool that emulates an 18-channel logic analyzer. Four channels are used to monitor four internal nodes, and 14 channels are available to probe external signals. The software included with the tool provides the user with an intuitive interface that allows for easy viewing and editing of signal waveforms.





# Note

For Package Manufacturing and Environmental information, visit Resource center at http://www.microsemi.com/soc/products/rescenter/package/index.html.



Pin Number F17 D18 E17 E21 D21 E20 D20 G16 G15

> F19 E19 J16 H16 E22 D22 H19 G19 G22 F22 J17 H17 G20 F20 J18 H18 G21 F21 K19 J19 J21 H21 J20 H20 J22

FG484		FG484		FG484
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function
Bank 0		IO19NB0F1/HCLKAN	E11	IO37PB1F3
IO00NB0F0	E3	IO19PB0F1/HCLKAP	E10	IO38NB1F3
IO00PB0F0	D3	IO20NB0F1/HCLKBN	D12	IO38PB1F3
IO01NB0F0	E7	IO20PB0F1/HCLKBP	D11	IO39NB1F3
IO01PB0F0	E6	Bank 1		IO39PB1F3
IO02NB0F0	C5	IO21NB1F2/HCLKCN	F13	IO40NB1F3
IO02PB0F0	C4	IO21PB1F2/HCLKCP	F12	IO40PB1F3
IO03NB0F0	D7	IO22NB1F2/HCLKDN	E14	IO41NB1F3
IO03PB0F0	D6	IO22PB1F2/HCLKDP	E13	IO41PB1F3
IO04NB0F0	B5	IO24NB1F2	A14	Bank 2
IO04PB0F0	B4	IO24PB1F2	A13	IO42NB2F4
IO05NB0F0	C7	IO25NB1F2	B14	IO42PB2F4
IO05PB0F0	C6	IO25PB1F2	B13	IO43NB2F4
IO06NB0F0	A5	IO26NB1F2	C15	IO43PB2F4
IO06PB0F0	A4	IO27NB1F2	A16	IO44NB2F4
IO07NB0F0	A7	IO27PB1F2	A15	IO44PB2F4
IO07PB0F0	A6	IO28NB1F2	B16	IO45NB2F4
IO08NB0F0	B7	IO28PB1F2	B15	IO45PB2F4
IO08PB0F0	B6	IO29NB1F2	D16	IO46NB2F4
IO10NB0F0	B9	IO29PB1F2	D15	IO46PB2F4
IO10PB0F0	B8	IO30NB1F2	A18	IO47NB2F4
IO11NB0F0	E9	IO30PB1F2	A17	IO47PB2F4
IO11PB0F0	E8	IO31NB1F2	F15	IO48NB2F4
IO12NB0F1	D9	IO31PB1F2	F14	IO48PB2F4
IO12PB0F1	D8	IO32NB1F3	C17	IO49NB2F4
IO13NB0F1	C9	IO32PB1F3	C16	IO49PB2F4
IO13PB0F1	C8	IO33NB1F3	E16	IO50NB2F4
IO14NB0F1	A9	IO33PB1F3	E15	IO50PB2F4
IO14PB0F1	A8	IO34NB1F3	B18	IO51NB2F4
IO15NB0F1	B10	IO34PB1F3	B17	IO51PB2F4
IO15PB0F1	A10	IO35NB1F3	B19	IO52NB2F5
IO16NB0F1	B12	IO35PB1F3	A19	IO52PB2F5
IO16PB0F1	B11	IO36NB1F3	C19	IO53NB2F5
IO18NB0F1	C13	IO36PB1F3	C18	IO53PB2F5
IO18PB0F1	C12	IO37NB1F3	F18	IO54NB2F5



FG676     Fin Number     Pin AX500 Function     Pin Number       IO51NB2F4     L20     IO68NB3F6     V26       IO51PB2F4     L21     IO68PB3F6     U26       IO52NB2F5     J26     IO69PB3F6     U25       IO52PB2F5     J26     IO69PB3F6     U25       IO53NB2F5     L23     IO70NB3F6     V25       IO54NB2F5     L24     IO71NB3F6     W24       IO54NB2F5     L24     IO71NB3F6     V24       IO55NB2F5     M20     IO72PB3F6     U23       IO55NB2F5     M21     IO72PB3F6     U23       IO55NB2F5     M21     IO72PB3F6     U23       IO56NB2F5     L25     IO73NB3F6     T21       IO56NB2F5     M23     IO74NB3F7     A26       IO57NB2F5     M22     IO74NB3F7     Y26       IO58NB2F5     M22     IO76NB3F7     Y24       IO59NB2F5     M22     IO76NB3F7     Y24       IO59NB2F5     M22     IO76NB3F7     Y24       IO59NB2F5     N24     I				
AX500 Function     Number     AX500 Function     Number       IO51NB2F4     L20     IO68NB3F6     V26       IO51PB2F4     L21     IO68PB3F6     U26       IO52NB2F5     K26     IO69PB3F6     U25       IO53PB2F5     L23     IO70PB3F6     V25       IO53PB2F5     L22     IO70PB3F6     V25       IO54NB2F5     L24     IO71PB3F6     V24       IO55PB2F5     M20     IO72PB3F6     U23       IO55PB2F5     M21     IO72PB3F6     U23       IO56NB2F5     L26     IO73NB3F6     T21       IO56PB2F5     L25     IO73PB3F6     T20       IO57NB2F5     M23     IO74NB3F7     A26       IO57NB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M22     IO75NB3F7     Y24       IO59NB2F5     M22     IO75NB3F7     Y24       IO59NB2F5     N22     IO75NB3F7     Y24       IO59NB2F5     N24     IO77NB3F7     Y24       IO59NB2F5     N24     IO77	FG676		FG676	1
IO51PB2F4     L21     IO68PB3F6     U26       IO52NB2F5     K26     IO69NB3F6     V25       IO52PB2F5     J26     IO69PB3F6     U25       IO53NB2F5     L23     IO70NB3F6     Y25       IO53PB2F5     L22     IO70PB3F6     W24       IO54NB2F5     L24     IO71NB3F6     V24       IO55NB2F5     M20     IO72NB3F6     V23       IO55NB2F5     M20     IO72NB3F6     V23       IO55NB2F5     M21     IO72NB3F6     V23       IO56NB2F5     L25     IO73NB3F6     T21       IO56NB2F5     M23     IO74NB3F7     A26       IO57NB2F5     M22     IO74NB3F7     Y24       IO58NB2F5     M25     IO75NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N22     IO76NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y24       IO59NB2F5     N23     IO76PB3F7     Y24       IO60NB2F5     N24     IO77PB3F7	AX500 Function		AX500 Function	
IOSTNB2F5     K26     IOG9NB3F6     V25       IO52PB2F5     J26     IO69NB3F6     U25       IO53NB2F5     L23     IO70NB3F6     Y25       IO53PB2F5     L22     IO70PB3F6     W25       IO54NB2F5     L24     IO71NB3F6     W24       IO54NB2F5     L24     IO71PB3F6     W24       IO54NB2F5     K24     IO71PB3F6     V24       IO55NB2F5     M20     IO72NB3F6     V23       IO56NB2F5     L26     IO73NB3F6     T21       IO56NB2F5     L25     IO73PB3F6     U23       IO56NB2F5     M23     IO74NB3F7     AA26       IO57NB2F5     M23     IO74NB3F7     Y26       IO58NB2F5     M25     IO75PB3F7     Y24       IO58NB2F5     M25     IO76NB3F7     Y24       IO58NB2F5     N23     IO76NB3F7     Y24       IO59NB2F5     N23     IO76NB3F7     Y24       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77PB3F7	IO51NB2F4	L20	IO68NB3F6	V26
IOSARDE     IOS       IO52PB2F5     J26     IO69PB3F6     U25       IO53NB2F5     L23     IO70NB3F6     Y25       IO53PB2F5     L22     IO70PB3F6     W24       IO54NB2F5     L24     IO71NB3F6     W24       IO54NB2F5     L24     IO71NB3F6     W24       IO55NB2F5     M20     IO72NB3F6     V23       IO56NB2F5     L26     IO73NB3F6     T21       IO56NB2F5     L25     IO73NB3F6     T20       IO56NB2F5     L25     IO73NB3F6     T20       IO56NB2F5     M23     IO74NB3F7     A26       IO57NB2F5     M23     IO74NB3F7     Y26       IO58NB2F5     M22     IO74NB3F7     Y24       IO59NB2F5     M22     IO76NB3F7     Y23       IO59NB2F5     N23     IO76PB3F7     W23       IO59NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO78NB3F7     A825       IO	IO51PB2F4	L21	IO68PB3F6	U26
IO53NB2F5     L23     IO70NB3F6     Y25       IO53PB2F5     L22     IO70PB3F6     W25       IO54NB2F5     L24     IO70PB3F6     W24       IO54NB2F5     L24     IO71NB3F6     W24       IO54NB2F5     L24     IO71PB3F6     V24       IO55NB2F5     M20     IO72NB3F6     V23       IO55NB2F5     M21     IO72PB3F6     U23       IO56NB2F5     L26     IO73NB3F6     T21       IO56NB2F5     L25     IO74NB3F7     AA26       IO57NB2F5     M23     IO74NB3F7     Y26       IO58NB2F5     M26     IO75NB3F7     AA24       IO58NB2F5     M22     IO76NB3F7     Y23       IO59NB2F5     M22     IO76NB3F7     Y23       IO59NB2F5     N22     IO76NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     A25       IO60NB2F5     N21     IO78NB3F7     A825       IO61NB2F5     N25     IO79NB3F7	IO52NB2F5	K26	IO69NB3F6	V25
IOGOLOGIC     IOGOLOGIC     IOGOLOGIC       IOS3PB2F5     L22     IOTOPB3F6     W25       IO54NB2F5     L24     IOTINB3F6     W24       IO54PB2F5     K24     IOTINB3F6     V24       IO55NB2F5     M20     IOT2NB3F6     V23       IO56NB2F5     L26     IOT2NB3F6     V23       IO56NB2F5     L25     IOTANB3F6     T21       IO56NB2F5     L25     IOTANB3F6     T21       IO56NB2F5     L25     IOTANB3F6     T20       IO57NB2F5     M23     IOT4NB3F7     AA26       IO57PB2F5     M22     IOT4NB3F7     Y24       IO58NB2F5     M25     IO75NB3F7     Y24       IO58NB2F5     N23     IO76NB3F7     Y23       IO59NB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO78NB3F7     AB25       IO61NB2F5     N25     IO78NB3F7     AB26       IO62NB2F5     N25     IO78NB3F7     AB26<	IO52PB2F5	J26	IO69PB3F6	U25
IOSANB2F5     L24     IOSANB3F6     W24       IO54NB2F5     L24     IO71NB3F6     W24       IO54PB2F5     K24     IO71NB3F6     V24       IO55NB2F5     M20     IO72NB3F6     V23       IO56NB2F5     L26     IO73NB3F6     T21       IO56PB2F5     L25     IO73PB3F6     T20       IO57NB2F5     M22     IO74NB3F7     AA26       IO57PB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M22     IO76NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     A25       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N21     IO78PB3F7     A25       IO62NB2F5     N25     IO79NB3F7	IO53NB2F5	L23	IO70NB3F6	Y25
IOSARDO     IOSARDO     IOSARDO       IOS4PB2F5     K24     IO71PB3F6     V24       IO55NB2F5     M20     IO72NB3F6     V23       IO56NB2F5     L26     IO73NB3F6     T21       IO56NB2F5     L26     IO73NB3F6     T21       IO56PB2F5     L25     IO73PB3F6     T20       IO57NB2F5     M23     IO74NB3F7     AA26       IO57NB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M26     IO75NB3F7     AA24       IO59NB2F5     M22     IO76NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO50PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     N24     IO77NB3F7     A25       IO61NB2F5     N21     IO78NB3F7     AB25       IO61PB2F5     N21     IO78NB3F7     AB26       Bank 3     IO80NB3F7     AB26     B36       IO63NB3F6     T26     IO80NB3F7     AB24	IO53PB2F5	L22	IO70PB3F6	W25
IOS NB2F5     M20     IOT NB3F6     V23       IO55NB2F5     M21     IO72NB3F6     U23       IO56NB2F5     L26     IO73NB3F6     T21       IO56NB2F5     L25     IO73NB3F6     T21       IO56NB2F5     L25     IO73NB3F6     T20       IO57NB2F5     M23     IO74NB3F7     AA26       IO57NB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M26     IO75NB3F7     AA24       IO59NB2F5     M25     IO75PB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N21     IO78PB3F7     A25       IO62NB2F5     N25     IO79NB3F7     A266       IO62NB2F5     N25     IO79NB3F7     A226       IO62NB2F5     N25     IO79NB3F7	IO54NB2F5	L24	IO71NB3F6	W24
IOGENERATION     IOGENERATION       IOSSPB2F5     M21     IOSSPB3F6     U23       IOSSPB2F5     L26     IO73PB3F6     T21       IOS6NB2F5     L25     IO73PB3F6     T20       IOS7NB2F5     M23     IO74NB3F7     AA26       IOS7NB2F5     M22     IO74PB3F7     Y26       IOS8NB2F5     M26     IO75NB3F7     Y24       IOS9NB2F5     M25     IO75PB3F7     Y24       IOS9NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N22     IO76NB3F7     Y23       IO59NB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N21     IO78PB3F7     A26       IO62NB2F5     N25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79NB3F7     AC24  <	IO54PB2F5	K24	IO71PB3F6	V24
IOST DATE     IOST DATE     IOST DATE       IOST DATE     IOST DATE     IOST DATE     IOST       IOST DATE     L26     IOST DATE     T21       IOST DATE     L25     IOT3NB3F6     T21       IOSTNB2F5     M23     IOT4NB3F7     AA26       IOSTPB2F5     M22     IOT4PB3F7     Y26       IOS8NB2F5     M26     IOT5PB3F7     Y24       IOS9PB2F5     N22     IOT6NB3F7     Y23       IO59PB2F5     N23     IOT6PB3F7     Y23       IO60NB2F5     N24     IOT7NB3F7     V21       IO60NB2F5     N24     IOT7NB3F7     V21       IO61NB2F5     N24     IOT8NB3F7     AB25       IO61NB2F5     N21     IOT8NB3F7     AB25       IO61PB2F5     N21     IOT8NB3F7     AB25       IO62NB3F6     T26     IO79NB3F7     AC26       IO62NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     R26     IO81NB3F7	IO55NB2F5	M20	IO72NB3F6	V23
IOGONIST     IOGONIST     IOGONIST       IO56PB2F5     L25     IO73PB3F6     T20       IO57NB2F5     M23     IO74NB3F7     AA26       IO57PB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M26     IO75NB3F7     AA24       IO59NB2F5     M25     IO76NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO50PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     N24     IO78NB3F7     AB25       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78NB3F7     AB25       IO62NB2F5     P25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79PB3F7     AC26       IO62NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     A2	IO55PB2F5	M21	IO72PB3F6	U23
IO57NB2F5     M23     IO74NB3F7     AA26       IO57PB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M26     IO75PB3F7     Y24       IO59NB2F5     M25     IO75PB3F7     Y24       IO59PB2F5     N22     IO76PB3F7     Y23       IO59PB2F5     N23     IO76PB3F7     Y23       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     N24     IO77NB3F7     V21       IO61NB2F5     N24     IO78NB3F7     AB25       IO61PB2F5     N21     IO78NB3F7     AB25       IO61NB2F5     N25     IO79NB3F7     AB26       IO62NB2F5     N25     IO79NB3F7     AB26       IO62NB2F5     N25     IO79NB3F7     AB26       IO63NB3F6     T26     IO80NB3F7     AC24       IO63NB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AA22       IO65NB3F6     P20     IO82NB3F7 </td <td>IO56NB2F5</td> <td>L26</td> <td>IO73NB3F6</td> <td>T21</td>	IO56NB2F5	L26	IO73NB3F6	T21
IO57PB2F5     M22     IO74PB3F7     Y26       IO58NB2F5     M26     IO75NB3F7     AA24       IO58PB2F5     M25     IO75PB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59PB2F5     N22     IO76NB3F7     Y23       IO59PB2F5     N23     IO76PB3F7     Y23       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     M24     IO77NB3F7     V21       IO61NB2F5     N24     IO77NB3F7     V21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     P25     IO79NB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64PB3F6     P24     IO82NB3F7     A222       IO65NB3F6     P20     IO82NB3F7 </td <td>IO56PB2F5</td> <td>L25</td> <td>IO73PB3F6</td> <td>T20</td>	IO56PB2F5	L25	IO73PB3F6	T20
IOSBNB2F5     M26     IOSBNB3F7     AA24       IOSBNB2F5     M25     IO75NB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60NB2F5     N24     IO77PB3F7     U21       IO61NB2F5     N24     IO77PB3F7     U21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     P25     IO79PB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO63NB3F6     T26     IO80PB3F7     AB24       IO63NB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AA23       IO65NB3F6     P20     IO82NB3F7     A222       IO65NB3F6     P20     IO83NB3F7	IO57NB2F5	M23	IO74NB3F7	AA26
IO58PB2F5     M25     IO75PB3F7     Y24       IO59NB2F5     N22     IO76NB3F7     Y23       IO59PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     M24     IO77PB3F7     U21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     N25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB3F6     T26     IO80NB3F7     AC24       IO63NB3F6     T26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AB23       IO64NB3F6     P20     IO82PB3F7     Y22       IO65NB3F6     P20     IO83NB3F7     AE26       IO65NB3F6     P21     IO83NB3F7     AE26       IO66PB3F6     R25     IO84NB4F8	IO57PB2F5	M22	IO74PB3F7	Y26
IOGONB2F5     N22     IOGONB3F7     Y23       IO59PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77PB3F7     V21       IO60PB2F5     M24     IO77PB3F7     U21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N20     IO78NB3F7     AB25       IO61NB2F5     N21     IO78NB3F7     AA25       IO62NB2F5     N21     IO78NB3F7     AA25       IO62NB2F5     N25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79NB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AB23       IO64NB3F6     P20     IO82NB3F7     AA22       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66NB3F6     T23     IO84NB4	IO58NB2F5	M26	IO75NB3F7	AA24
IOGUNBLE     IOGUNBLE     IOGUNBLE     IOGUNBLE       IO59PB2F5     N23     IO76PB3F7     W23       IO60NB2F5     N24     IO77NB3F7     V21       IO60PB2F5     M24     IO77NB3F7     V21       IO61NB2F5     M24     IO77NB3F7     U21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78NB3F7     AB25       IO61PB2F5     N21     IO78NB3F7     AA25       IO62NB2F5     P25     IO79NB3F7     AC26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB2F5     N25     IO79PB3F7     AB26       IO62NB2F6     T26     IO80NB3F7     AC24       IO63NB3F6     T26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25	IO58PB2F5	M25	IO75PB3F7	Y24
IOGONB2F5     N24     IOTTNB3F7     V21       IO60NB2F5     M24     IOTTNB3F7     U21       IO61NB2F5     M24     IOTTPB3F7     U21       IO61NB2F5     N20     IOT8NB3F7     AB25       IO61PB2F5     N21     IOT8NB3F7     AB25       IO62NB2F5     P25     IOT9NB3F7     AC26       IO62PB2F5     N25     IOT9PB3F7     AB26       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     R26     IO80NB3F7     AB24       IO63NB3F6     R26     IO81NB3F7     AB24       IO63NB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AA23       IO64NB3F6     P20     IO82NB3F7     AA22       IO65NB3F6     P20     IO83NB3F7     AE26       IO66NB3F6     T25     IO83NB3F7     AE26       IO66NB3F6     T25     IO83NB3F7     AE26       IO66PB3F6     R25     Bank 4	IO59NB2F5	N22	IO76NB3F7	Y23
IO60PB2F5     M24     IO77PB3F7     U21       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     P25     IO79NB3F7     AC26       IO62PB2F5     N25     IO79PB3F7     AB26       IO62PB2F5     N25     IO79PB3F7     AB26       IO63NB3F6     T26     IO80NB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AB23       IO64NB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82NB3F7     AA22       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     IO84NB4F8     AB21	IO59PB2F5	N23	IO76PB3F7	W23
IOGN D21 C     IN21     IOGN D21 C     IOGN D21 C       IO61NB2F5     N20     IO78NB3F7     AB25       IO61PB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     P25     IO79NB3F7     AC26       IO62PB2F5     N25     IO79PB3F7     AB26       IO63NB3F6     T26     IO80NB3F7     AC24       IO63PB3F6     T26     IO80PB3F7     AB23       IO64NB3F6     R26     IO81NB3F7     AA23       IO64NB3F6     R24     IO81NB3F7     AA23       IO65NB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82NB3F7     A222       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AE26       IO66PB3F6     R25     Bank 4     IO67NB3F6     T23     IO84NB4F8     AB21	IO60NB2F5	N24	IO77NB3F7	V21
IOG1PB2F5     N21     IO78PB3F7     AA25       IO62NB2F5     P25     IO79NB3F7     AC26       IO62PB2F5     N25     IO79PB3F7     AB26       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63NB3F6     R26     IO80NB3F7     AB24       IO63NB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO82NB3F7     AA23       IO64NB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82NB3F7     Y22       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     IO84NB4F8     AB21	IO60PB2F5	M24	IO77PB3F7	U21
IOGONIDATE     IOGONIDATE     IOGONIDATE     IOGONIDATE       IOG2NB2F5     P25     IO79NB3F7     AC26       IO62PB2F5     N25     IO79PB3F7     AB26       Bank 3     IO80NB3F7     AC24       IO63NB3F6     T26     IO80NB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AB23       IO64NB3F6     R24     IO81NB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA23       IO65NB3F6     P20     IO82NB3F7     AE26       IO65NB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     IO84NB4F8     AB21	IO61NB2F5	N20	IO78NB3F7	AB25
IO62PB2F5     N25     IO79PB3F7     AB26       Bank 3     IO80NB3F7     AC24       IO63NB3F6     T26     IO80PB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81PB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA23       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     IO84NB4F8     AB21	IO61PB2F5	N21	IO78PB3F7	AA25
Bank 3     IO80NB3F7     AC24       IO63NB3F6     T26     IO80PB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81PB3F7     AB23       IO64PB3F6     P24     IO82NB3F7     AA23       IO65NB3F6     P24     IO82PB3F7     Y22       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66PB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     AB21	IO62NB2F5	P25	IO79NB3F7	AC26
IO63NB3F6     T26     IO80PB3F7     AB24       IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81PB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4     AB21	IO62PB2F5	N25	IO79PB3F7	AB26
IO63PB3F6     R26     IO81NB3F7     AB23       IO64NB3F6     R24     IO81PB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	Bank 3		IO80NB3F7	AC24
IO64NB3F6     R24     IO81NB3F7     AA23       IO64PB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO63NB3F6	T26	IO80PB3F7	AB24
IO64PB3F6     P24     IO82NB3F7     AA22       IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO63PB3F6	R26	IO81NB3F7	AB23
IO65NB3F6     P20     IO82PB3F7     Y22       IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO64NB3F6	R24	IO81PB3F7	AA23
IO65PB3F6     P21     IO83NB3F7     AE26       IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO64PB3F6	P24	IO82NB3F7	AA22
IO66NB3F6     T25     IO83PB3F7     AD26       IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO65NB3F6	P20	IO82PB3F7	Y22
IO66PB3F6     R25     Bank 4       IO67NB3F6     T23     IO84NB4F8     AB21	IO65PB3F6	P21	IO83NB3F7	AE26
IO67NB3F6 T23 IO84NB4F8 AB21	IO66NB3F6	T25	IO83PB3F7	AD26
	IO66PB3F6	R25	Bank 4	-
IO67PB3F6 R23 IO84PB4F8 AA21	IO67NB3F6	T23	IO84NB4F8	AB21
	IO67PB3F6	R23	IO84PB4F8	AA21

FG676	
AX500 Function	Pin Number
IO85NB4F8	AE23
IO85PB4F8	AE24
IO86NB4F8	AC21
IO86PB4F8	AC22
IO87NB4F8	AF22
IO87PB4F8	AF23
IO88NB4F8	AD22
IO88PB4F8	AD23
IO89NB4F8	AC19
IO89PB4F8	AC20
IO90NB4F8	AE21
IO90PB4F8	AE22
IO91NB4F8	AA17
IO91PB4F8	AA18
IO92NB4F8	AD20
IO92PB4F8	AD21
IO93NB4F8	AF20
IO93PB4F8	AF21
IO94NB4F9	AE19
IO94PB4F9	AE20
IO95NB4F9	AC17
IO95PB4F9	AC18
IO96NB4F9	AD18
IO96PB4F9	AD19
IO97NB4F9	AA16
IO97PB4F9	Y16
IO98NB4F9	AE17
IO98PB4F9	AE18
IO99NB4F9	AC16
IO99PB4F9	AB16
IO100NB4F9	AF17
IO100PB4F9	AF18
IO101NB4F9	AA15
IO101PB4F9	Y15
IO102NB4F9	AC15



FG676		FG676		FG676	
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function	Pin Number
NC	J5	VCCA	J10	VCCDA	AD10
NC	J6	VCCA	J11	VCCDA	AD13
NC	P22	VCCA	J12	VCCDA	AD17
NC	R20	VCCA	J13	VCCDA	B1
NC	R21	VCCA	J14	VCCDA	B17
NC	R22	VCCA	J15	VCCDA	D24
NC	R4	VCCA	J16	VCCDA	E14
NC	R5	VCCA	J17	VCCDA	P2
NC	T22	VCCA	K18	VCCDA	P23
NC	T24	VCCA	K9	VCCIB0	G10
NC	U22	VCCA	L18	VCCIB0	G8
NC	U24	VCCA	L9	VCCIB0	G9
NC	V22	VCCA	M18	VCCIB0	H10
NC	V5	VCCA	M9	VCCIB0	H11
NC	W21	VCCA	N18	VCCIB0	H12
NC	W22	VCCA	N9	VCCIB0	H13
NC	W5	VCCA	P18	VCCIB0	H9
NC	W6	VCCA	P9	VCCIB1	G17
NC	Y21	VCCA	R18	VCCIB1	G18
NC	Y4	VCCA	R9	VCCIB1	G19
NC	Y5	VCCA	T18	VCCIB1	H14
NC	Y6	VCCA	Т9	VCCIB1	H15
PRA	E13	VCCA	U18	VCCIB1	H16
PRB	B14	VCCA	U9	VCCIB1	H17
PRC	Y14	VCCA	V10	VCCIB1	H18
PRD	AD14	VCCA	V11	VCCIB2	H20
TCK	E5	VCCA	V12	VCCIB2	J19
TDI	B3	VCCA	V13	VCCIB2	J20
TDO	G6	VCCA	V14	VCCIB2	K19
TMS	D4	VCCA	V15	VCCIB2	K20
TRST	A2	VCCA	V16	VCCIB2	L19
VCCA	AB4	VCCA	V17	VCCIB2	M19
VCCA	AF24	VCCDA	A3	VCCIB2	N19
VCCA	C1	VCCDA	AB22	VCCIB3	P19
VCCA	C26	VCCDA	AB5	VCCIB3	R19

# Microsemi

Package Pin Assignments

FG676		FG676		FG676	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
NC	D13	VCCA	Т9	VCCIB0	G10
NC	D14	VCCA	U18	VCCIB0	G8
PRA	E13	VCCA	U9	VCCIB0	G9
PRB	B14	VCCA	V10	VCCIB0	H10
PRC	Y14	VCCA	V11	VCCIB0	H11
PRD	AD14	VCCA	V12	VCCIB0	H12
TCK	E5	VCCA	V13	VCCIB0	H13
TDI	B3	VCCA	V14	VCCIB0	H9
TDO	G6	VCCA	V15	VCCIB1	G17
TMS	D4	VCCA	V16	VCCIB1	G18
TRST	A2	VCCA	V17	VCCIB1	G19
VCCA	AB4	VCCPLA	E12	VCCIB1	H14
VCCA	AF24	VCCPLB	F13	VCCIB1	H15
VCCA	C1	VCCPLC	E15	VCCIB1	H16
VCCA	C26	VCCPLD	G14	VCCIB1	H17
VCCA	J10	VCCPLE	AF15	VCCIB1	H18
VCCA	J11	VCCPLF	AA14	VCCIB2	H20
VCCA	J12	VCCPLG	AF12	VCCIB2	J19
VCCA	J13	VCCPLH	AB13	VCCIB2	J20
VCCA	J14	VCCDA	A11	VCCIB2	K19
VCCA	J15	VCCDA	A3	VCCIB2	K20
VCCA	J16	VCCDA	AB22	VCCIB2	L19
VCCA	J17	VCCDA	AB5	VCCIB2	M19
VCCA	K18	VCCDA	AD10	VCCIB2	N19
VCCA	K9	VCCDA	AD11	VCCIB3	P19
VCCA	L18	VCCDA	AD13	VCCIB3	R19
VCCA	L9	VCCDA	AD16	VCCIB3	T19
VCCA	M18	VCCDA	AD17	VCCIB3	U19
VCCA	M9	VCCDA	B1	VCCIB3	U20
VCCA	N18	VCCDA	B11	VCCIB3	V19
VCCA	N9	VCCDA	B17	VCCIB3	V20
VCCA	P18	VCCDA	C16	VCCIB3	W20
VCCA	P9	VCCDA	D24	VCCIB4	W14
VCCA	R18	VCCDA	E14	VCCIB4	W15
VCCA	R9	VCCDA	P2	VCCIB4	W16
VCCA	T18	VCCDA	P23	VCCIB4	W17

FG676				
AX1000 Function	Pin Number			
VCCIB4	W18			
VCCIB4	Y17			
VCCIB4	Y18			
VCCIB4	Y19			
VCCIB5	W10			
VCCIB5	W11			
VCCIB5	W12			
VCCIB5	W13			
VCCIB5	W9			
VCCIB5	Y10			
VCCIB5	Y8			
VCCIB5	Y9			
VCCIB6	P8			
VCCIB6	R8			
VCCIB6	Т8			
VCCIB6	U7			
VCCIB6	U8			
VCCIB6	V7			
VCCIB6	V8			
VCCIB6	W7			
VCCIB7	H7			
VCCIB7	J7			
VCCIB7	J8			
VCCIB7	K7			
VCCIB7	K8			
VCCIB7	L8			
VCCIB7	M8			
VCCIB7	N8			
VCOMPLA	D12			
VCOMPLB	G13			
VCOMPLC	D15			
VCOMPLD	F14			
VCOMPLE	AD15			
VCOMPLF	AB14			
VCOMPLG	AD12			

FG676	
AX1000 Function	Pin Number
VCOMPLH	Y13
VPUMP	E22



Pin Number M8 Μ7 K4 L4 L6 M6 K5 L5 J4 J3 G2 H2 L8 L7 G3 H3 G4 H4 J6 K6 H5 J5 F2 F1 K8 K7 F4 F3 G6 H6 F5 G5 H7 J7

FG896		FG896		FG896	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	
IO206PB6F19	AB4	IO224NB6F20	R2	IO241NB7F22	
IO207NB6F19	W6	IO224PB6F20	T2	IO241PB7F22	
IO207PB6F19	W7	Bank 7		IO242NB7F22	
IO208NB6F19	AB3	IO225NB7F21	R7	IO242PB7F22	
IO208PB6F19	AC3	IO225PB7F21	R6	IO243NB7F22	Τ
IO209NB6F19	V8	IO226NB7F21	R4	IO243PB7F22	
IO209PB6F19	V9	IO226PB7F21	R5	IO244NB7F22	Τ
IO210NB6F19	AA2	IO227NB7F21	R8	IO244PB7F22	
IO210PB6F19	AA1	IO227PB7F21	R9	IO245NB7F22	
IO211NB6F19	V5	IO228NB7F21	P1	IO245PB7F22	
IO211PB6F19	W5	IO228PB7F21	R1	IO246NB7F22	
IO212NB6F19	Y3	IO229NB7F21	P9	IO246PB7F22	
IO212PB6F19	Y4	IO229PB7F21	P8	IO247NB7F23	
IO213NB6F19	V7	IO230NB7F21	N2	IO247PB7F23	
IO213PB6F19	V6	IO230PB7F21	P2	IO248NB7F23	
IO214NB6F20	W3	IO231NB7F21	P7	IO248PB7F23	
IO214PB6F20	W4	IO231PB7F21	P6	IO249NB7F23	Τ
IO215NB6F20	U8	IO232NB7F21	N3	IO249PB7F23	
IO215PB6F20	U9	IO232PB7F21	P3	IO250NB7F23	Τ
IO216NB6F20	W1	IO233NB7F21	P4	IO250PB7F23	
IO216PB6F20	W2	IO233PB7F21	P5	IO251NB7F23	
IO217NB6F20	U7	IO234NB7F21	L1	IO251PB7F23	Τ
IO217PB6F20	U6	IO234PB7F21	M1	IO252NB7F23	
IO218NB6F20	U4	IO235NB7F21	M4	IO252PB7F23	Τ
IO218PB6F20	V4	IO235PB7F21	N4	IO253NB7F23	Τ
IO219NB6F20	T5	IO236NB7F22	N7	IO253PB7F23	
IO219PB6F20	U5	IO236PB7F22	N6	IO254NB7F23	
IO220NB6F20	U3	IO237NB7F22	N8	IO254PB7F23	
IO220PB6F20	V3	IO237PB7F22	N9	IO255NB7F23	Τ
IO221NB6F20	Т8	IO238NB7F22	M5	IO255PB7F23	
IO221PB6F20	Т9	IO238PB7F22	N5	IO256NB7F23	
IO222NB6F20	U2	IO239NB7F22	L2	IO256PB7F23	Γ
IO222PB6F20	V2	IO239PB7F22	M2	IO257NB7F23	Ι
IO223NB6F20	T7	IO240NB7F22	L3	IO257PB7F23	
IO223PB6F20	T6	IO240PB7F22	M3	Dedicated I/	0



Package Pin Assignments

FG896		FG896		
AX2000 Function	Pin Number	AX2000 Function	Pin Number	
VCCIB3	AH30	VCCIB6	W9	
VCCIB3	T21	VCCIB6	Y10	
VCCIB3	U21	VCCIB6	Y9	
VCCIB3	V21	VCCIB7	C1	
VCCIB3	W21	VCCIB7	C2	
VCCIB3	W22	VCCIB7	K9	
VCCIB3	Y21	VCCIB7	L10	
VCCIB3	Y22	VCCIB7	L9	
VCCIB4	AA16	VCCIB7	M10	
VCCIB4	AA17	VCCIB7	M9	
VCCIB4	AA18	VCCIB7	N10	
VCCIB4	AA19	VCCIB7	P10	
VCCIB4	AA20	VCCIB7	R10	
VCCIB4	AB19	VCCPLA	G14	
VCCIB4	AB20	VCCPLB	H15	
VCCIB4	AB21	VCCPLC	G17	
VCCIB4	AJ28	VCCPLD	J16	
VCCIB4	AK28	VCCPLE	AH17	
VCCIB5	AA11	VCCPLF	AC16	
VCCIB5	AA12	VCCPLG	AH14	
VCCIB5	AA13	VCCPLH	AD15	
VCCIB5	AA14	VCOMPLA	F14	
VCCIB5	AA15	VCOMPLB	J15	
VCCIB5	AB10	VCOMPLC	F17	
VCCIB5	AB11	VCOMPLD	H16	
VCCIB5	AB12	VCOMPLE	AF17	
VCCIB5	AJ3	VCOMPLF	AD16	
VCCIB5	AK3	VCOMPLG	AF14	
VCCIB6	AA9	VCOMPLH	AB15	
VCCIB6	AH1	VPUMP	G24	
VCCIB6	AH2			
VCCIB6	T10			
VCCIB6	U10			
VCCIB6	V10			
VCCIB6	W10			



CQ352		CQ352		CQ352	
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function	Pin Number
GND	21	GND	240	TDI	348
GND	27	GND	246	TDO	347
GND	33	GND	252	TMS	350
GND	39	GND	258	TRST	351
GND	45	GND	264	VCCA	3
GND	51	GND	265	VCCA	14
GND	57	GND	274	VCCA	32
GND	63	GND	280	VCCA	56
GND	69	GND	286	VCCA	74
GND	75	GND	292	VCCA	87
GND	81	GND	298	VCCA	102
GND	88	GND	310	VCCA	114
GND	89	GND	322	VCCA	150
GND	97	GND	330	VCCA	162
GND	103	GND	334	VCCA	175
GND	109	GND	340	VCCA	191
GND	115	GND	345	VCCA	209
GND	121	GND/LP	352	VCCA	233
GND	133	NC	91	VCCA	251
GND	145	NC	117	VCCA	263
GND	151	NC	130	VCCA	279
GND	157	NC	131	VCCA	291
GND	163	NC	148	VCCA	329
GND	169	NC	174	VCCA	339
GND	176	NC	268	VCCDA	2
GND	177	NC	294	VCCDA	44
GND	186	NC	307	VCCDA	90
GND	192	NC	308	VCCDA	116
GND	198	NC	327	VCCDA	132
GND	204	NC	328	VCCDA	149
GND	210	PRA	312	VCCDA	178
GND	216	PRB	311	VCCDA	221
GND	222	PRC	135	VCCDA	266
GND	228	PRD	134	VCCDA	293
GND	234	ТСК	349	VCCDA	309

# 4 – Datasheet Information

# **List of Changes**

The following table lists critical changes that were made in the current version of the document.

Revision	Changes	Page	
Revision 18 (March 2012)	Table 2-1 • Absolute Maximum Ratings was updated to correct the maximum DC core supply voltage (VCCA) from 1.6 V to 1.7 V (SAR 36786). The maximum input voltage (VI) was corrected from 3.75 V to 4.1 V (SAR 35419).	2-1	
	Values for tristate leakage current IOZ, and IIH and IIL were added to Table 2-3 • Standby Current (SARs 35774, 32021).		
	Figure 2-2 • VCCPLX and VCOMPLX Power Supply Connect was updated to correct the units for the resistance from "W" to $\Omega$ (SAR 36415).		
	In the Introduction to the "User I/Os" section, the following sentence was added to clarify the slew rate setting (SAR 34943): The slew rate setting is effective for both rising and falling edges.	2-11	
	Figure 2-3 • Use of an External Resistor for 5 V Tolerance was revised to show the VCCI and GND clamp diodes. The explanatory text above the figure was revised as well (SAR 34942).	2-13	
	EQ 3 for 5 V tolerance was corrected to change Vdiode from 0.6 V to 0.7 V (SAR 36786).	2-13	
	Additional information was added to the "Using the Weak Pull-Up and Pull-Down Circuits" section to clarify how the weak pull-up and pull-down resistors are physically implemented (SAR 34945).	2-17	
	The description for the C <sub>INCLK</sub> parameter in Table 2-18 • Input Capacitance was changed from "Input capacitance on clock pin" to "Input capacitance on HCLK and RCLK pin" (SAR 34944).	2-21	
	Table 2-19 • I/O Input Rise Time and Fall Time* is new (SAR 34942).	2-21	
	The minimum VIL for 1.5 V LVCMOS and PCI was corrected from –0.5 to –0.3 in Table 2-29 • DC Input and Output Levels and Table 2-33 • DC Input and Output Levels (SAR 34358).	2-38, 2-40	
	Support for simulating the GCLR/ GPSET feature in the Axcelerator Family was added in Libero software v9.0 SPI1. Reference to the section explaining this in the <i>Antifuse Macro Library Guide</i> was added to the "R-Cell" section (SAR 26413).	2-58	
	The enable signal in Figure 2-32 • R-Cell Delays was corrected to show it is active low rather than active high (SAR 34946).	2-59	
Revision 17 (September 2011)	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "Axcelerator Family Device Status" table indicates the status for each device in the device family.	iii	
	The "Features" section, "Programmable Interconnect Element" section, and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	i, 1-1, 2-108	



Datasheet Information

Revision	Changes	Page
Revision 10 (continued)	The "TRST" section was updated.	2-107
	The "Global Set Fuse" section was added.	2-109
	A footnote was added to "FG896" for the AX2000 regarding pins AB1, AE2, G1, and K2.	3-52
	Pinouts for the AX250, AX500, and AX1000 were added for "CQ352".	3-98
	Pinout for the AX1000 was added for "CG624".	3-115
Revision 9	Table 2-79 was updated.	2-69
(v2.1)	The "Low Power Mode" section was updated.	2-106
Revision 8 (v2.0)	Table 1 has been updated.	i
	The "Ordering Information" section has been updated.	ii
	The "Device Resources" section has been updated.	ii
	The "Temperature Grade Offerings" section is new.	iii
	The "Speed Grade and Temperature Grade Matrix" section has been updated.	iii
	Table 2-9 has been updated.	2-12
	Table 2-10 has been updated.	2-12
	Table 2-1 has been updated.	2-1
	Table 2-2 has been updated.	2-1
	Table 2-3 has been updated.	2-2
	Table 2-4 has been updated.	2-3
	Table 2-5 has been updated.	2-4
	The "Power Estimation Example" section has been updated.	2-5
	The "Thermal Characteristics" section has been updated.	2-6
	The "Package Thermal Characteristics" section has been updated.	2-6
	The "Timing Characteristics" section has been updated.	2-7
	The "Pin Descriptions" section has been updated.	2-9
	Timing numbers have been updated from the "3.3 V LVTTL" section to the "Timing Characteristics" section. Many AC Loads were updated as well.	2-25 to 2-59
	Timing characteristics for the "Hardwired Clocks" and "Routed Clocks" sections were updated.	2-66, 2-68
	Table 2-89 to Table 2-92 and Table 2-98 to Table 2-99 were updated.	2-90 to 2-93, 2-102 to 2-103
	The following sections were updated: "Low Power Mode", "Interface", "Data Registers (DRs)", "Security", "Silicon Explorer II Probe Interface", and "Programming"	2-106 to 2-110
	In the "PQ208" (AX500) section, pins 2, 52, and 156 changed from V <sub>CCDA</sub> to V <sub>CCA</sub> . For pins 170 and 171, the I/O names refer to pair 23 instead of 24.	3-84