



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	18144
Number of Logic Elements/Cells	-
Total RAM Bits	165888
Number of I/O	516
Number of Gates	1000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TA)
Package / Case	896-BGA
Supplier Device Package	896-FBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/ax1000-fgg896m">https://www.e-xfl.com/product-detail/microchip-technology/ax1000-fgg896m</a>



$$P_{outputs} = P_{I/O} * po * F_{po}$$

$C_{load}$  = the output load (technology dependent)  
 $V_{CCI}$  = the output voltage (technology dependent)  
 $po$  = the number of outputs  
 $F_{po}$  = the average output frequency

$$P_{memory} = P11 * N_{block} * FRCLK + P12 * N_{block} * FWCLK$$

$N_{block}$  = the number of RAM/FIFO blocks (1 block = 4k)  
 $F_{RCLK}$  = the read-clock frequency of the memory  
 $F_{WCLK}$  = the write-clock frequency of the memory

$$P_{PLL} = P13 * FCLK$$

$F_{RefCLK}$  = the clock frequency of the clock input of the PLL  
 $F_{CLK}$  = the clock frequency of the first clock output of the PLL

## Power Estimation Example

This example employs an AX1000 shift-register design with 1,080 R-cells, one C-cell, one reset input, and one LVTTL 12 mA output, with high slew.

This design uses one HCLK at 100 MHz.

$ms$  = 1,080 (in a shift register - 100% of R-cells are toggling at each clock cycle)

$F_s$  = 100 MHz

$s$  = 1080

=>  $P_{HCLK} = (P1 + P2 * s + P3 * \sqrt{s}) * F_s = 79 \text{ mW}$   
and  $F_s = 100 \text{ MHz}$

=>  $P_{R\text{-cells}} = P7 * ms * F_s = 173 \text{ mW}$

$mc$  = 1 (1 C-cell in this shift-register)  
and  $F_s = 100 \text{ MHz}$

=>  $P_{C\text{-cells}} = P8 * mc * F_s = 0.14 \text{ mW}$

$F_{pi} \sim 0 \text{ MHz}$

and  $pi = 1$  (1 reset input => this is why  $F_{pi}=0$ )

=>  $P_{inputs} = P9 * pi * F_{pi} = 0 \text{ mW}$

$F_{po} = 50 \text{ MHz}$

and  $po = 1$

=>  $P_{outputs} = P_{I/O} * po * F_{po} = 27.10 \text{ mW}$

No RAM/FIFO in this shift-register

=>  $P_{memory} = 0 \text{ mW}$

No PLL in this shift-register

=>  $P_{PLL} = 0 \text{ mW}$

$$P_{ac} = P_{HCLK} + P_{CLK} + P_{R\text{-cells}} + P_{C\text{-cells}} + P_{inputs} + P_{outputs} + P_{memory} + P_{PLL} = 276 \text{ mW}$$

$$P_{dc} = 7.5 \text{ mA} * 1.5 \text{ V} = 11.25 \text{ mW}$$

$$P_{total} = P_{dc} + P_{ac} = 11.25 \text{ mW} + 276 \text{ mW} = 290.30 \text{ mW}$$

The maximum power dissipation allowed for Military temperature and Mil-Std 883B devices is specified as a function of  $\theta_{JC}$ .

**Table 2-6 • Package Thermal Characteristics**

Package Type	Pin Count	$\theta_{JC}$	$\theta_{JA}$ Still Air	$\theta_{JA}$ 1.0m/s	$\theta_{JA}$ 2.5m/s	Units
Chip Scale Package (CSP)	180	N/A	57.8	51.0	50	°C/W
Plastic Quad Flat Pack (PQFP)	208	8.0	26	23.5	20.9	°C/W
Plastic Ball Grid Array (PBGA)	729	2.2	13.7	10.6	9.6	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.0	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	324	3.0	25.8	22.1	20.9	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	20.5	17.0	15.9	°C/W
Fine Pitch Ball Grid Array (FBGA)	676	3.2	16.4	13.0	12.0	°C/W
Fine Pitch Ball Grid Array (FBGA)	896	2.4	13.6	10.4	9.4	°C/W
Fine Pitch Ball Grid Array (FBGA)	1152	1.8	12.0	8.9	7.9	°C/W
Ceramic Quad Flat Pack (CQFP) <sup>1</sup>	208	2.0	22	19.8	18.0	°C/W
Ceramic Quad Flat Pack (CQFP) <sup>1</sup>	352	2.0	17.9	16.1	14.7	°C/W
Ceramic Column Grid Array (CCGA) <sup>2</sup>	624	6.5	8.9	8.5	8	°C/W

Notes:

1.  $\theta_{JC}$  for the 208-pin and 352-pin CQFP refers to the thermal resistance between the junction and the bottom of the package.
2.  $\theta_{JC}$  for the 624-pin CCGA refers to the thermal resistance between the junction and the top surface of the package. Thermal resistance from junction to board ( $\theta_{JB}$ ) for CCGA 624 package is 3.4°C/W.

## Timing Characteristics

Axcelerator devices are manufactured in a CMOS process, therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing. The derating factors shown in Table 2-7 should be applied to all timing data contained within this datasheet.

**Table 2-7 • Temperature and Voltage Timing Derating Factors**  
(Normalized to Worst-Case Commercial,  $T_J = 70^\circ\text{C}$ ,  $VCCA = 1.425\text{V}$ )

VCCA	Junction Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
1.4 V	0.83	0.86	0.91	0.96	1.02	1.05	1.15
1.425 V	0.82	0.84	0.90	0.94	1.00	1.04	1.13
1.5 V	0.78	0.80	0.85	0.89	0.95	0.98	1.07
1.575 V	0.74	0.76	0.81	0.85	0.90	0.94	1.02
1.6 V	0.73	0.75	0.80	0.84	0.89	0.92	1.01

Notes:

1. The user can set the junction temperature in Designer software to be any integer value in the range of -55°C to 175°C.
2. The user can set the core voltage in Designer software to be any value between 1.4V and 1.6V.

All timing numbers listed in this datasheet represent sample timing characteristics of Axcelerator devices. Actual timing delay values are design-specific and can be derived from the Timer tool in Microsemi's Designer software after place-and-route.

**Table 2-69 • AX2000 Predicted Routing Delays**  
**Worst-Case Commercial Conditions VCCA = 1.425 V, T<sub>J</sub> = 70°C**

		–2 Speed	–1 Speed	Std Speed	
Parameter	Description	Typical	Typical	Typical	Units
<b>Predicted Routing Delays</b>					
t <sub>DC</sub>	DirectConnect Routing Delay, FO1	0.12	0.13	0.15	ns
t <sub>FC</sub>	FastConnect Routing Delay, FO1	0.35	0.39	0.46	ns
t <sub>RD1</sub>	Routing delay for FO1	0.50	0.56	0.66	ns
t <sub>RD2</sub>	Routing delay for FO2	0.59	0.67	0.79	ns
t <sub>RD3</sub>	Routing delay for FO3	0.70	0.80	0.94	ns
t <sub>RD4</sub>	Routing delay for FO4	0.76	0.87	1.02	ns
t <sub>RD5</sub>	Routing delay for FO5	0.98	1.11	1.31	ns
t <sub>RD6</sub>	Routing delay for FO6	1.48	1.68	1.97	ns
t <sub>RD7</sub>	Routing delay for FO7	1.65	1.87	2.20	ns
t <sub>RD8</sub>	Routing delay for FO8	1.73	1.96	2.31	ns
t <sub>RD16</sub>	Routing delay for FO16	2.58	2.92	3.44	ns
t <sub>RD32</sub>	Routing delay for FO32	4.24	4.81	5.65	ns

## Special PLL Macros

Table 2-84 shows the macros used to connect the RefCLK input and CLK1 and CLK2 outputs using the different routing resources.

**Table 2-84 • PLL Special Macros**

Macro Name	Usage
PLLINT	Connects RefCLK to a regular routed net or a pad.
PLLRCLK	Connects CLK1 or CLK2 to the CLK network.
PLLHCLK	Connects CLK1 or CLK2 to the HCLK network.
PLLOUT	Connects CLK1 or CLK2 to a regular routed net.

**Table 2-85 • Electrical Specifications**

Parameter	Value	Notes
<b>Frequency Ranges</b>		
Reference Frequency (min.)	14 MHz	Lowest input frequency
Reference Frequency (max.)	200 MHz	Highest input frequency
OSC Frequency (min.)	20 MHz	Lowest output frequency
OSC Frequency (max.)	1 GHz	Highest output frequency
<b>Jitter</b>		
Long-Term Jitter (max.)	1%	Percentage of period, low reference clock frequencies
Long-Term Jitter (max.)	100ps	High reference clock frequencies
Short-Term Jitter (max.)	50ps+1%	Percentage of output frequency
<b>Acquisition Time (lock) from Cold Start</b>		
Acquisition Time (max.)*	400 cycles	Period of low reference clock frequencies
Acquisition Time (max.)*	1.5 $\mu$ s	High reference clock frequencies
<b>Power Consumption</b>		
Analog Supply Current (low freq.)	200 $\mu$ A	Current at minimum oscillator frequency
Analog Supply Current (high freq.)	200 $\mu$ A	Frequency-dependent current
Digital Supply Current (low freq.)	0.5 $\mu$ A/MHz	Current at maximum oscillator frequency, unloaded
Digital Supply Current (high freq.)	1 $\mu$ A/MHz	Frequency-dependent current
<b>Duty Cycle</b>		
Minimum Output Duty Cycle	45%	
Maximum Output Duty Cycle	55%	

Note: \*The lock bit remains Low until RefCLK reaches the minimum input frequency.

throughout the fabric of the device and may be programmed by the user to thwart attempts to reverse engineer the device by attempting to exploit either the programming or probing interfaces. Both invasive and noninvasive attacks against an Axcelerator device that access or bypass these security fuses will destroy access to the rest of the device. (refer to the *Design Security in Nonvolatile Flash and Antifuse FPGAs* white paper).

Look for this symbol to ensure your valuable IP is protected with highest level of security in the industry.



**Figure 2-69 • FuseLock Logo**

To ensure maximum security in Axcelerator devices, it is recommended that the user program the device security fuse (SFUS). When programmed, the Silicon Explorer II testing probes are disabled to prevent internal probing, and the programming interface is also disabled. All JTAG public instructions are still accessible by the user.

For more information, refer to the *Implementation of Security in Actel Antifuse FPGAs* application note.

### **Global Set Fuse**

The Global Set Fuse determines if all R-cells and I/O registers (InReg, OutReg, and EnReg) are either cleared or preset by driving the GCLR and GPSET inputs of all R-cells and I/O Registers (Figure 2-31 on page 2-58). Default setting is to clear all registers (GCLR = 0 and GPSET =1) at device power-up. When the GBSETFUS option is checked during FUSE file generation, all registers are preset (GCLR = 1 and GPSET= 0). A local CLR or PRESET will take precedence over this setting. Both pins are pulled High during normal device operation. For use details, see the Libero IDE online help.

### **Silicon Explorer II Probe Interface**

Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer tools, allows users to examine any of the internal nets (except I/O registers) of the device while it is operating in a prototype or a production system. The user can probe up to four nodes at a time without changing the placement and routing of the design and without using any additional device resources. Highlighted nets in Designer's ChipPlanner can be accessed using Silicon Explorer II in order to observe their real time values.

Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle. In addition, Silicon Explorer II does not require relayout or additional MUXes to bring signals out to external pins, which is necessary when using programmable logic devices from other suppliers. By eliminating multiple place-and-route program cycles, the integrity of the design is maintained throughout the debug process.


Each member of the Axcelerator family has four external pads: PRA, PRB, PRC, and PRD. These can be used to bring out four probe signals from the Axcelerator device (note that the AX125 only has two probe signals that can be observed: PRA and PRB). Each core tile has up to two probe signals. To disallow probing, the SFUS security fuse in the silicon signature has to be programmed (see "Special Fuses" on page 2-108).

Silicon Explorer II connects to the host PC using a standard serial port connector. Connections to the circuit board are achieved using a nine-pin D-Sub connector (Figure 1-9 on page 1-7). Once the design has been placed-and-routed, and the Axcelerator device has been programmed, Silicon Explorer II can be connected and the Explorer software can be launched.

Silicon Explorer II comes with an additional optional PC hosted tool that emulates an 18-channel logic analyzer. Four channels are used to monitor four internal nodes, and 14 channels are available to probe external signals. The software included with the tool provides the user with an intuitive interface that allows for easy viewing and editing of signal waveforms.

BG729		BG729		BG729	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
<b>Bank 0</b>					
IO00NB0F0	E6	IO18NB0F1	C10	IO36NB1F3	H15
IO00PB0F0	F6	IO18PB0F1	C9	IO36PB1F3	G15
IO01NB0F0	G8	IO19NB0F1	E11	IO37NB1F3	C17
IO01PB0F0	G7	IO19PB0F1	F11	IO37PB1F3	C16
IO02NB0F0	D7	IO20NB0F1	G12	IO38NB1F3	B18
IO02PB0F0	E7	IO20PB0F1	H12	IO38PB1F3	B17
IO03NB0F0	D5	IO21NB0F1	D11	IO39NB1F3	A18
IO03PB0F0	E5	IO21PB0F1	D10	IO39PB1F3	A17
IO04NB0F0	G9	IO22NB0F2	A10	IO40NB1F3	H16
IO04PB0F0	H9	IO22PB0F2	A9	IO40PB1F3	G16
IO05NB0F0	E8	IO23NB0F2	B11	IO41NB1F4	B19
IO05PB0F0	F8	IO23PB0F2	B10	IO41PB1F4	A19
IO06NB0F0	C6	IO24NB0F2	G13	IO42NB1F4	C19
IO06PB0F0	D6	IO24PB0F2	H13	IO42PB1F4	C18
IO07NB0F0	B5	IO25NB0F2	C12	IO43NB1F4	D18
IO07PB0F0	C5	IO25PB0F2	C11	IO43PB1F4	D17
IO08NB0F0	A6	IO26NB0F2	E12	IO44NB1F4	H17
IO08PB0F0	A5	IO26PB0F2	D12	IO44PB1F4	G17
IO09NB0F0	E9	IO27NB0F2	E13	IO45NB1F4	F17
IO09PB0F0	F9	IO27PB0F2	F13	IO45PB1F4	E17
IO10NB0F0	G10	IO28NB0F2	G14	IO46NB1F4	B20
IO10PB0F0	H10	IO28PB0F2	H14	IO46PB1F4	A20
IO11NB0F0	B7	IO29NB0F2	A12	IO47NB1F4	C21
IO11PB0F0	B6	IO29PB0F2	B12	IO47PB1F4	C20
IO12NB0F1	C8	IO30NB0F2/HCLKAN	C13	IO48NB1F4	H18
IO12PB0F1	C7	IO30PB0F2/HCLKAP	D13	IO48PB1F4	G18
IO13NB0F1	E10	IO31NB0F2/HCLKBN	F14	IO49NB1F4	F18
IO13PB0F1	F10	IO31PB0F2/HCLKBP	E14	IO49PB1F4	E18
<b>Bank 1</b>					
IO14NB0F1	G11	IO32NB1F3/HCLKCN	C14	IO50NB1F4	D20
IO14PB0F1	H11	IO32PB1F3/HCLKCP	B14	IO50PB1F4	D19
IO15NB0F1	D9	IO33NB1F3/HCLKDN	D16	IO51NB1F4	A22
IO15PB0F1	D8	IO33PB1F3/HCLKDP	D15	IO51PB1F4	A21
IO16NB0F1	A8	IO34NB1F3	B16	IO52NB1F4	B22
IO16PB0F1	A7	IO34PB1F3	A16	IO52PB1F4	B21
IO17NB0F1	B9	IO35NB1F3	E15	IO53NB1F4	F19
IO17PB0F1	B8	IO35PB1F3	F15	IO53PB1F4	E19
				IO54NB1F5	F20

<b>FG256-Pin FBGA</b>		<b>FG256-Pin FBGA</b>		<b>FG256-Pin FBGA</b>		
<b>AX125 Function</b>	<b>Pin Number</b>	<b>AX125 Function</b>	<b>Pin Number</b>	<b>AX125 Function</b>	<b>Pin Number</b>	
<b>Bank 0</b>			<b>Bank 4</b>			
IO01NB0F0	B4	IO20NB2F2	F15	IO41PB3F3	L14	
IO01PB0F0	B3	IO20PB2F2	E15	IO42NB4F4	N12	
IO03NB0F0	A4	IO21NB2F2	C16	IO42PB4F4	N13	
IO03PB0F0	A3	IO21PB2F2	B16	IO43NB4F4	T14	
IO04NB0F0	B6	IO22NB2F2	H13	IO43PB4F4	R14	
IO04PB0F0	B5	IO22PB2F2	G13	IO44PB4F4	T15	
IO06NB0F0	A6	IO23NB2F2	E16	IO45NB4F4	R12	
IO06PB0F0	A5	IO23PB2F2	D16	IO45PB4F4	R13	
IO07NB0F0/HCLKAN	B8	IO25NB2F2	H15	IO46NB4F4	P11	
IO07PB0F0/HCLKAP	B7	IO25PB2F2	G15	IO46PB4F4	P12	
IO08NB0F0/HCLKBN	A9	IO26NB2F2	H14	IO47PB4F4	T11	
IO08PB0F0/HCLKBP	A8	IO26PB2F2	G14	IO48NB4F4	T12	
<b>Bank 1</b>			IO27NB2F2	G16	IO48PB4F4	T13
IO09NB1F1/HCLKCN	C10	IO27PB2F2	F16	IO49NB4F4/CLKEN	R9	
IO09PB1F1/HCLKCP	C9	IO28NB2F2	K15	IO49PB4F4/CLKEP	R10	
IO10NB1F1/HCLKDN	B11	IO28PB2F2	K16	IO50NB4F4/CLKFN	T8	
IO10PB1F1/HCLKDP	B10	IO29NB2F2	J16	IO50PB4F4/CLKFP	T9	
IO12NB1F1	A13	<b>Bank 3</b>			<b>Bank 5</b>	
IO12PB1F1	A12	IO30NB3F3	K13	IO51NB5F5/CLKGN	P7	
IO13NB1F1	B13	IO30PB3F3	J13	IO51PB5F5/CLKGP	P8	
IO13PB1F1	B12	IO31NB3F3	K14	IO52NB5F5/CLKHN	R6	
IO14NB1F1	C12	IO31PB3F3	J14	IO52PB5F5/CLKHP	R7	
IO14PB1F1	C11	IO33NB3F3	L15	IO54NB5F5	T5	
IO15NB1F1	A15	IO33PB3F3	L16	IO54PB5F5	T6	
IO15PB1F1	B14	IO35NB3F3	P16	IO55NB5F5	P5	
IO16NB1F1	C15	IO35PB3F3	N16	IO55PB5F5	P6	
IO16PB1F1	C14	IO36PB3F3	M16	IO56NB5F5	T3	
IO17NB1F1	D13	IO37NB3F3	P15	IO56PB5F5	T4	
IO17PB1F1	D12	IO37PB3F3	R16	IO57NB5F5	R3	
<b>Bank 2</b>			IO39NB3F3	N15	IO57PB5F5	R4
IO18NB2F2	F13	IO39PB3F3	M15	IO58NB5F5	R1	
IO18PB2F2	E13	IO40NB3F3	M13	IO58PB5F5	T2	
IO19NB2F2	F14	IO40PB3F3	L13	IO59NB5F5	N4	
IO19PB2F2	E14	IO41NB3F3	M14	IO59PB5F5	N5	

**FG324****Note**


For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.microsemi.com/soc/products/rescenter/package/index.html>.

FG484	
AX1000 Function	Pin Number
VCCPLA	F10
VCCPLB	G9
VCCPLC	D13
VCCPLD	G13
VCCPLE	U13
VCCPLF	T14
VCCPLG	W10
VCCPLH	T10
VCCDA	AB16
VCCDA	AB8
VCCDA	C10
VCCDA	C11
VCCDA	C14
VCCDA	D14
VCCDA	D5
VCCDA	F16
VCCDA	G12
VCCDA	L4
VCCDA	M18
VCCDA	T11
VCCDA	T17
VCCDA	U7
VCCDA	V14
VCCDA	V8
VCCIB0	A3
VCCIB0	B3
VCCIB0	H10
VCCIB0	H11
VCCIB0	H9
VCCIB1	A20
VCCIB1	B20
VCCIB1	H12
VCCIB1	H13
VCCIB1	H14
VCCIB2	C21

FG484	
AX1000 Function	Pin Number
VCCIB2	C22
VCCIB2	J15
VCCIB2	K15
VCCIB2	L15
VCCIB3	M15
VCCIB3	N15
VCCIB3	P15
VCCIB3	Y21
VCCIB3	Y22
VCCIB4	AA20
VCCIB4	AB20
VCCIB4	R12
VCCIB4	R13
VCCIB4	R14
VCCIB5	AA3
VCCIB5	AB3
VCCIB5	R10
VCCIB5	R11
VCCIB5	R9
VCCIB6	M8
VCCIB6	N8
VCCIB6	P8
VCCIB6	Y1
VCCIB6	Y2
VCCIB7	C1
VCCIB7	C2
VCCIB7	J8
VCCIB7	K8
VCCIB7	L8
VCOMPLA	D10
VCOMPLB	G10
VCOMPLC	E12
VCOMPLD	G14
VCOMPLE	W13
VCOMPLF	T13

FG484	
AX1000 Function	Pin Number
VCOMPLG	V11
VCOMPLH	T9
VPUMP	D17

## FG676



---

### Note

For Package Manufacturing and Environmental information, visit Resource center at  
<http://www.microsemi.com/soc/products/rescenter/package/index.html>.

<b>FG676</b>	
<b>AX500 Function</b>	<b>Pin Number</b>
IO51NB2F4	L20
IO51PB2F4	L21
IO52NB2F5	K26
IO52PB2F5	J26
IO53NB2F5	L23
IO53PB2F5	L22
IO54NB2F5	L24
IO54PB2F5	K24
IO55NB2F5	M20
IO55PB2F5	M21
IO56NB2F5	L26
IO56PB2F5	L25
IO57NB2F5	M23
IO57PB2F5	M22
IO58NB2F5	M26
IO58PB2F5	M25
IO59NB2F5	N22
IO59PB2F5	N23
IO60NB2F5	N24
IO60PB2F5	M24
IO61NB2F5	N20
IO61PB2F5	N21
IO62NB2F5	P25
IO62PB2F5	N25
<b>Bank 3</b>	
IO63NB3F6	T26
IO63PB3F6	R26
IO64NB3F6	R24
IO64PB3F6	P24
IO65NB3F6	P20
IO65PB3F6	P21
IO66NB3F6	T25
IO66PB3F6	R25
IO67NB3F6	T23
IO67PB3F6	R23

<b>FG676</b>	
<b>AX500 Function</b>	<b>Pin Number</b>
IO68NB3F6	V26
IO68PB3F6	U26
IO69NB3F6	V25
IO69PB3F6	U25
IO70NB3F6	Y25
IO70PB3F6	W25
IO71NB3F6	W24
IO71PB3F6	V24
IO72NB3F6	V23
IO72PB3F6	U23
IO73NB3F6	T21
IO73PB3F6	T20
IO74NB3F7	AA26
IO74PB3F7	Y26
IO75NB3F7	AA24
IO75PB3F7	Y24
IO76NB3F7	Y23
IO76PB3F7	W23
IO77NB3F7	V21
IO77PB3F7	U21
IO78NB3F7	AB25
IO78PB3F7	AA25
IO79NB3F7	AC26
IO79PB3F7	AB26
IO80NB3F7	AC24
IO80PB3F7	AB24
IO81NB3F7	AB23
IO81PB3F7	AA23
IO82NB3F7	AA22
IO82PB3F7	Y22
IO83NB3F7	AE26
IO83PB3F7	AD26
<b>Bank 4</b>	
IO84NB4F8	AB21
IO84PB4F8	AA21

<b>FG676</b>	
<b>AX500 Function</b>	<b>Pin Number</b>
IO85NB4F8	AE23
IO85PB4F8	AE24
IO86NB4F8	AC21
IO86PB4F8	AC22
IO87NB4F8	AF22
IO87PB4F8	AF23
IO88NB4F8	AD22
IO88PB4F8	AD23
IO89NB4F8	AC19
IO89PB4F8	AC20
IO90NB4F8	AE21
IO90PB4F8	AE22
IO91NB4F8	AA17
IO91PB4F8	AA18
IO92NB4F8	AD20
IO92PB4F8	AD21
IO93NB4F8	AF20
IO93PB4F8	AF21
IO94NB4F9	AE19
IO94PB4F9	AE20
IO95NB4F9	AC17
IO95PB4F9	AC18
IO96NB4F9	AD18
IO96PB4F9	AD19
IO97NB4F9	AA16
IO97PB4F9	Y16
IO98NB4F9	AE17
IO98PB4F9	AE18
IO99NB4F9	AC16
IO99PB4F9	AB16
IO100NB4F9	AF17
IO100PB4F9	AF18
IO101NB4F9	AA15
IO101PB4F9	Y15
IO102NB4F9	AC15

<b>FG896</b>	
<b>AX1000 Function</b>	<b>Pin Number</b>
NC	K1
NC	K2
NC	L30
NC	M30
NC	N29
NC	T1
NC	U1
NC	W30
NC	Y1
NC	Y2
NC	Y30
PRA	G15
PRB	D16
PRC	AB16
PRD	AF16
TCK	G7
TDI	D5
TDO	J8
TMS	F6
TRST	C4
VCCA	AD6
VCCA	AH26
VCCA	E28
VCCA	E3
VCCA	L12
VCCA	L13
VCCA	L14
VCCA	L15
VCCA	L16
VCCA	L17
VCCA	L18
VCCA	L19
VCCA	M11
VCCA	M20
VCCA	N11

<b>FG896</b>	
<b>AX1000 Function</b>	<b>Pin Number</b>
VCCA	N20
VCCA	P11
VCCA	P20
VCCA	R11
VCCA	R20
VCCA	T11
VCCA	T20
VCCA	U11
VCCA	U20
VCCA	V11
VCCA	V20
VCCA	W11
VCCA	W20
VCCA	Y12
VCCA	Y13
VCCA	Y14
VCCA	Y15
VCCA	Y16
VCCA	Y17
VCCA	Y18
VCCA	Y19
VCCPLA	G14
VCCPLB	H15
VCCPLC	G17
VCCPLD	J16
VCCPLE	AH17
VCCPLF	AC16
VCCPLG	AH14
VCCPLH	AD15
VCCDA	AD24
VCCDA	AD7
VCCDA	AF12
VCCDA	AF13
VCCDA	AF15
VCCDA	AF18

<b>FG896</b>	
<b>AX1000 Function</b>	<b>Pin Number</b>
VCCDA	AF19
VCCDA	C13
VCCDA	C5
VCCDA	D13
VCCDA	D19
VCCDA	D3
VCCDA	E18
VCCDA	F26
VCCDA	G16
VCCDA	T25
VCCDA	T4
VCCIB0	A3
VCCIB0	B3
VCCIB0	J10
VCCIB0	J11
VCCIB0	J12
VCCIB0	K11
VCCIB0	K12
VCCIB0	K13
VCCIB0	K14
VCCIB0	K15
VCCIB1	A28
VCCIB1	B28
VCCIB1	J19
VCCIB1	J20
VCCIB1	J21
VCCIB1	K16
VCCIB1	K17
VCCIB1	K18
VCCIB1	K19
VCCIB1	K20
VCCIB2	C29
VCCIB2	C30
VCCIB2	K22
VCCIB2	L21

<b>FG1152</b>		<b>FG1152</b>		<b>FG1152</b>	
<b>AX2000 Function</b>	<b>Pin Number</b>	<b>AX2000 Function</b>	<b>Pin Number</b>	<b>AX2000 Function</b>	<b>Pin Number</b>
IO103PB2F9	M28	IO121NB2F11	T27	IO138NB3F12	Y29
IO104NB2F9	M34	IO121PB2F11	T26	IO138PB3F12	W29
IO104PB2F9	L34	IO122NB2F11	T30	IO139NB3F13	Y27
IO105NB2F9	P27	IO122PB2F11	T29	IO139PB3F13	W27
IO105PB2F9	N27	IO123NB2F11	U28	IO140NB3F13	AA33
IO106NB2F9	M32	IO123PB2F11	T28	IO140PB3F13	Y33
IO106PB2F9	M31	IO124NB2F11	T31	IO141NB3F13	Y25
IO107NB2F10	P25	IO124PB2F11	T32	IO141PB3F13	Y24
IO107PB2F10	P26	IO125NB2F11	U24	IO142NB3F13	AA31
IO108NB2F10	N33	IO125PB2F11	U25	IO142PB3F13	Y31
IO108PB2F10	M33	IO126NB2F11	U33	IO143NB3F13	AA28
IO109NB2F10	P29	IO126PB2F11	U34	IO143PB3F13	Y28
IO109PB2F10	N29	IO127NB2F11	U26	IO144NB3F13	AA34
IO110NB2F10	P30	IO127PB2F11	U27	IO144PB3F13	Y34
IO110PB2F10	N30	IO128NB2F11	U31	IO145NB3F13	AA26
IO111NB2F10	R24	IO128PB2F11	U32	IO145PB3F13	Y26
IO111PB2F10	R25	<b>Bank 3</b>		IO146NB3F13	AA29
IO112NB2F10	P31	IO129NB3F12	V29	IO146PB3F13	AA30
IO112PB2F10	N31	IO129PB3F12	U29	IO147NB3F13	AB30
IO113NB2F10	R28	IO130NB3F12	V31	IO147PB3F13	AB29
IO113PB2F10	P28	IO130PB3F12	V32	IO148NB3F13	AB32
IO114NB2F10	P32	IO131NB3F12	V24	IO148PB3F13	AA32
IO114PB2F10	N32	IO131PB3F12	V25	IO149NB3F13	AB27
IO115NB2F10	R30	IO132NB3F12	W28	IO149PB3F13	AA27
IO115PB2F10	R29	IO132PB3F12	V28	IO150NB3F14	AC31
IO116NB2F10	P34	IO133NB3F12	W26	IO150PB3F14	AB31
IO116PB2F10	P33	IO133PB3F12	V26	IO151NB3F14	AD33
IO117NB2F10	R27	IO134NB3F12	W33	IO151PB3F14	AC33
IO117PB2F10	R26	IO134PB3F12	V33	IO152NB3F14	AC28
IO118NB2F11	R34	IO135NB3F12	W25	IO152PB3F14	AB28
IO118PB2F11	R33	IO135PB3F12	W24	IO153NB3F14	AB25
IO119NB2F11	T24	IO136NB3F12	W31	IO153PB3F14	AA25
IO119PB2F11	T25	IO136PB3F12	W32	IO154NB3F14	AD32
IO120NB2F11	T33	IO137NB3F12	Y30	IO154PB3F14	AC32
IO120PB2F11	T34	IO137PB3F12	W30	IO155NB3F14	AD29

CQ208		CQ208		CQ208	
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function	Pin Number
<b>Bank 0</b>		<b>Bank 3</b>		<b>Bank 6</b>	
IO03NB0F0	198	IO61PB2F5	134	IO127NB6F12	47
IO03PB0F0	199	IO62NB2F5	131	IO127PB6F12	49
IO04NB0F0	197	IO62PB2F5	133	IO128NB6F12	48
IO19NB0F1/HCLKAN	191	<b>Bank 4</b>		IO128PB6F12	50
IO19PB0F1/HCLKAP	192	IO63NB3F6	127	IO129NB6F12	42
IO20NB0F1/HCLKBN	185	IO63PB3F6	129	IO129PB6F12	43
IO20PB0F1/HCLKBP	186	IO64NB3F6	126	IO130PB6F12	44
<b>Bank 1</b>		IO64PB3F6	128	IO132NB6F12	40
IO21NB1F2/HCLKCN	180	IO66NB3F6	122	IO132PB6F12	41
IO21PB1F2/HCLKCP	181	IO66PB3F6	123	IO141NB6F13	35
IO22NB1F2/HCLKDN	174	IO68NB3F6	120	IO141PB6F13	36
IO22PB1F2/HCLKDP	175	IO68PB3F6	121	IO142PB6F13	37
IO23NB1F2	170	IO77NB3F7	116	IO143NB6F13	33
IO23PB1F2	171	IO77PB3F7	117	IO143PB6F13	34
IO37NB1F3	165	IO79NB3F7	114	IO145NB6F13	28
IO37PB1F3	166	IO79PB3F7	115	IO145PB6F13	30
IO39NB1F3	161	IO81NB3F7	110	IO146NB6F13	27
IO39PB1F3	162	IO81PB3F7	111	IO146PB6F13	29
IO41NB1F3	159	IO82NB3F7	108	<b>Bank 7</b>	
IO41PB1F3	160	IO82PB3F7	109	IO147NB7F14	23
<b>Bank 2</b>		IO83NB3F7	106	IO147PB7F14	25
IO43NB2F4	151	IO83PB3F7	107	IO148NB7F14	22
IO43PB2F4	153	<b>Bank 4</b>		IO148PB7F14	24
IO44NB2F4	152	IO84PB4F8	103	IO150NB7F14	18
IO44PB2F4	154	IO85NB4F8	100		
IO45PB2F4	148	IO86NB4F8	101		
IO46NB2F4	146	IO86PB4F8	102		
IO46PB2F4	147	IO87NB4F8	96		
IO48NB2F4	144	IO87PB4F8	97		
IO48PB2F4	145	IO101NB4F9	91		
IO57NB2F5	139	IO101PB4F9	92		
IO57PB2F5	140	IO103NB4F9/CLKEN	87		
IO58PB2F5	141	IO103PB4F9/CLKEP	88		
IO59NB2F5	137	IO104NB4F9/CLKFN	81		
IO59PB2F5	138	IO104PB4F9/CLKFP	82		
IO61NB2F5	132	IO105NB5F10/CLKGN	76		

CQ352		CQ352		CQ352	
AX250 Function	Pin Number	AX250 Function	Pin Number	AX250 Function	Pin Number
IO64PB4F4	167	IO85PB5F5	105	IO106NB6F6	46
IO65NB4F4	170	IO86NB5F5	98	IO106PB6F6	47
IO65PB4F4	171	IO86PB5F5	99	Bank 7	
IO66NB4F4	164	IO87NB5F5	94	IO107NB7F7	40
IO66PB4F4	165	IO87PB5F5	95	IO107PB7F7	41
IO67NB4F4	160	IO89NB5F5	92	IO108NB7F7	42
IO67PB4F4	161	IO89PB5F5	93	IO108PB7F7	43
IO68NB4F4	158	Bank 6		IO109NB7F7	36
IO68PB4F4	159	IO90PB6F6	86	IO109PB7F7	37
IO70NB4F4	154	IO91NB6F6	84	IO110NB7F7	34
IO70PB4F4	155	IO91PB6F6	85	IO110PB7F7	35
IO72NB4F4	152	IO92NB6F6	78	IO111NB7F7	30
IO72PB4F4	153	IO92PB6F6	79	IO111PB7F7	31
IO73NB4F4	146	IO93NB6F6	82	IO113NB7F7	28
IO73PB4F4	147	IO93PB6F6	83	IO113PB7F7	29
IO74NB4F4/CLKEN	142	IO95NB6F6	76	IO114NB7F7	24
IO74PB4F4/CLKEP	143	IO95PB6F6	77	IO114PB7F7	25
IO75NB4F4/CLKFN	136	IO96NB6F6	72	IO115NB7F7	22
IO75PB4F4/CLKFP	137	IO96PB6F6	73	IO115PB7F7	23
Bank 5		IO97NB6F6	70	IO116NB7F7	18
IO76NB5F5/CLKGN	128	IO97PB6F6	71	IO116PB7F7	19
IO76PB5F5/CLKGP	129	IO98NB6F6	66	IO117NB7F7	16
IO77NB5F5/CLKHN	122	IO98PB6F6	67	IO117PB7F7	17
IO77PB5F5/CLKHP	123	IO99NB6F6	64	IO118NB7F7	12
IO78NB5F5	112	IO99PB6F6	65	IO118PB7F7	13
IO78PB5F5	113	IO100NB6F6	60	IO119NB7F7	10
IO79NB5F5	118	IO100PB6F6	61	IO119PB7F7	11
IO79PB5F5	119	IO101NB6F6	58	IO121NB7F7	6
IO80NB5F5	110	IO101PB6F6	59	IO121PB7F7	7
IO80PB5F5	111	IO103NB6F6	54	IO123NB7F7	4
IO82NB5F5	106	IO103PB6F6	55	IO123PB7F7	5
IO82PB5F5	107	IO104NB6F6	52	Dedicated I/O	
IO84NB5F5	100	IO104PB6F6	53	GND	1
IO84PB5F5	101	IO105NB6F6	48	GND	9
IO85NB5F5	104	IO105PB6F6	49	GND	15

CQ352		CQ352		CQ352	
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function	Pin Number
IO87PB4F8	171	IO119PB5F11	101	IO146NB6F13	46
IO89NB4F8	166	IO121NB5F11	98	IO146PB6F13	47
IO89PB4F8	167	IO121PB5F11	99	<b>Bank 7</b>	
IO94NB4F9	164	IO123NB5F11	94	IO147NB7F14	40
IO94PB4F9	165	IO123PB5F11	95	IO147PB7F14	41
IO95NB4F9	160	IO125NB5F11	92	IO148NB7F14	42
IO95PB4F9	161	IO125PB5F11	93	IO148PB7F14	43
IO97NB4F9	158	<b>Bank 6</b>		IO149NB7F14	36
IO97PB4F9	159	IO126PB6F12	86	IO149PB7F14	37
IO99NB4F9	154	IO127NB6F12	84	IO151NB7F14	30
IO99PB4F9	155	IO127PB6F12	85	IO151PB7F14	31
IO100NB4F9	146	IO129NB6F12	82	IO152NB7F14	34
IO100PB4F9	147	IO129PB6F12	83	IO152PB7F14	35
IO101NB4F9	152	IO131NB6F12	78	IO153NB7F14	28
IO101PB4F9	153	IO131PB6F12	79	IO153PB7F14	29
IO103NB4F9/CLKEN	142	IO133NB6F12	76	IO155NB7F14	24
IO103PB4F9/CLKEP	143	IO133PB6F12	77	IO155PB7F14	25
IO104NB4F9/CLKFN	136	IO134NB6F12	72	IO157NB7F14	22
IO104PB4F9/CLKFP	137	IO134PB6F12	73	IO157PB7F14	23
<b>Bank 5</b>		IO135NB6F12	70	IO159NB7F15	16
IO105NB5F10/CLKGN	128	IO135PB6F12	71	IO159PB7F15	17
IO105PB5F10/CLKGP	129	IO137NB6F13	66	IO160NB7F15	18
IO106NB5F10/CLKHN	122	IO137PB6F13	67	IO160PB7F15	19
IO106PB5F10/CLKHP	123	IO138NB6F13	64	IO161NB7F15	12
IO107NB5F10	118	IO138PB6F13	65	IO161PB7F15	13
IO107PB5F10	119	IO139NB6F13	60	IO163NB7F15	10
IO114NB5F11	112	IO139PB6F13	61	IO163PB7F15	11
IO114PB5F11	113	IO141NB6F13	54	IO165NB7F15	6
IO115NB5F11	110	IO141PB6F13	55	IO165PB7F15	7
IO115PB5F11	111	IO142NB6F13	58	IO167NB7F15	4
IO116NB5F11	106	IO142PB6F13	59	IO167PB7F15	5
IO116PB5F11	107	IO143NB6F13	52	<b>Dedicated I/O</b>	
IO117NB5F11	104	IO143PB6F13	53	GND	1
IO117PB5F11	105	IO145NB6F13	48	GND	9
IO119NB5F11	100	IO145PB6F13	49	GND	15

CG624		CG624		CG624	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
<b>Bank 0</b>					
IO00NB0F0	F8	IO23NB0F2	E11	IO42NB1F4	G21
IO00PB0F0	F7	IO23PB0F2	F11	IO42PB1F4	G20
IO02NB0F0	G7	IO24NB0F2	D7	IO43NB1F4	A16
IO02PB0F0	G6	IO24PB0F2	E7	IO43PB1F4	A15
IO04NB0F0	E9	IO25PB0F2	B12	IO44NB1F4	A20
IO04PB0F0	D8	IO26NB0F2	H11	IO44PB1F4	A19
IO06NB0F0	G9	IO26PB0F2	G11	IO45NB1F4	B17
IO06PB0F0	G8	IO27NB0F2	C11	IO45PB1F4	B16
IO07PB0F0	B6	IO27PB0F2	B8	IO46NB1F4	G17
IO08NB0F0	F10	IO28NB0F2	J13	IO46PB1F4	H17
IO08PB0F0	F9	IO28PB0F2	K13	IO47NB1F4	A17
IO09PB0F0	C7	IO29NB0F2	J8	IO48NB1F4	C19
IO10NB0F0	H8	IO29PB0F2	J7	IO48PB1F4	C18
IO10PB0F0	H7	IO30NB0F2/HCLKAN	G13	IO49NB1F4	B20
IO11NB0F0	D10	IO30PB0F2/HCLKAP	G12	IO49PB1F4	B19
IO11PB0F0	D9	IO31NB0F2/HCLKBN	C13	IO50NB1F4	H20
IO12NB0F1	B5	IO31PB0F2/HCLKBP	C12	IO50PB1F4	H19
IO12PB0F1	B4	<b>Bank 1</b>		IO51NB1F4	A22
IO13NB0F1	A7	IO32NB1F3/HCLKCN	G15	IO51PB1F4	A21
IO13PB0F1	A6	IO32PB1F3/HCLKCP	G14	IO52NB1F4	C21
IO14NB0F1	C9	IO33NB1F3/HCLKDN	B14	IO52PB1F4	C20
IO14PB0F1	C8	IO33PB1F3/HCLKDP	B13	IO53NB1F4	B22
IO15PB0F1	B7	IO34NB1F3	G16	IO53PB1F4	B21
IO16NB0F1	A5	IO34PB1F3	H16	IO54NB1F5	J18
IO16PB0F1	A4	IO35NB1F3	C17	IO54PB1F5	J19
IO17NB0F1	A9	IO35PB1F3	B18	IO55NB1F5	D18
IO17PB0F1	B9	IO36NB1F3	H18	IO55PB1F5	D17
IO18NB0F1	D12	IO36PB1F3	H15	IO56NB1F5	F20
IO18PB0F1	D11	IO37NB1F3	H13	IO56PB1F5	F19
IO20NB0F1	B11	IO38NB1F3	E15	IO58NB1F5	E17
IO20PB0F1	B10	IO38PB1F3	F15	IO58PB1F5	F17
IO21NB0F1	A11	IO39NB1F3	D14	IO60NB1F5	D20
IO21PB0F1	A10	IO39PB1F3	C14	IO60PB1F5	D19
IO22NB0F2	H10	IO40NB1F3	D16	IO62NB1F5	E18
IO22PB0F2	H9	IO40PB1F3	D15	IO62PB1F5	F18
		IO41NB1F4	F16	IO63NB1F5	G19

## 4 – Datasheet Information

---

### List of Changes

The following table lists critical changes that were made in the current version of the document.

Revision	Changes	Page
Revision 18 (March 2012)	Table 2-1 • Absolute Maximum Ratings was updated to correct the maximum DC core supply voltage (VCCA) from 1.6 V to 1.7 V (SAR 36786). The maximum input voltage (VI) was corrected from 3.75 V to 4.1 V (SAR 35419).	2-1
	Values for tristate leakage current IOZ, and I <sub>IIH</sub> and I <sub>IIL</sub> were added to Table 2-3 • Standby Current (SARs 35774, 32021).	2-2
	Figure 2-2 • VCCPLX and VCOMPLX Power Supply Connect was updated to correct the units for the resistance from "W" to $\Omega$ (SAR 36415).	2-9
	In the Introduction to the "User I/Os" section, the following sentence was added to clarify the slew rate setting (SAR 34943):  The slew rate setting is effective for both rising and falling edges.	2-11
	Figure 2-3 • Use of an External Resistor for 5 V Tolerance was revised to show the VCCI and GND clamp diodes. The explanatory text above the figure was revised as well (SAR 34942).	2-13
	EQ 3 for 5 V tolerance was corrected to change Vdiode from 0.6 V to 0.7 V (SAR 36786).	2-13
	Additional information was added to the "Using the Weak Pull-Up and Pull-Down Circuits" section to clarify how the weak pull-up and pull-down resistors are physically implemented (SAR 34945).	2-17
	The description for the C <sub>INCLK</sub> parameter in Table 2-18 • Input Capacitance was changed from "Input capacitance on clock pin" to "Input capacitance on HCLK and RCLK pin" (SAR 34944).	2-21
	Table 2-19 • I/O Input Rise Time and Fall Time* is new (SAR 34942).	2-21
	The minimum VIL for 1.5 V LVCMOS and PCI was corrected from -0.5 to -0.3 in Table 2-29 • DC Input and Output Levels and Table 2-33 • DC Input and Output Levels (SAR 34358).	2-38, 2-40
Revision 17 (September 2011)	Support for simulating the GCLR/ GPSET feature in the Axcelerator Family was added in Libero software v9.0 SPI11. Reference to the section explaining this in the <i>Antifuse Macro Library Guide</i> was added to the "R-Cell" section (SAR 26413).	2-58
	The enable signal in Figure 2-32 • R-Cell Delays was corrected to show it is active low rather than active high (SAR 34946).	2-59
	The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "Axcelerator Family Device Status" table indicates the status for each device in the device family.	iii
	The "Features" section, "Programmable Interconnect Element" section, and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865).	i, 1-1, 2-108

Revision	Changes	Page
Revision 12 (v2.4)	Revised ordering information and timing data to reflect phase out of -3 speed grade options.	
	Table 2-3 was updated.	2
Revision 11 (v2.3)	The "Packaging Data" section is new.	iv
	Table 2-2 was updated.	2-1
	"VCCDA Supply Voltage" was updated.	2-9
	"PRA/B/C/D Probe A, B, C and D" was updated.	2-10
	The "User I/Os" was updated.	2-11
Revision 10 (v2.2)	Figure 1-3 was updated.	1-2
	Table 2-2 was updated.	2-1
	The "Power-Up/Down Sequence" section was updated.	2-1
	Table 2-4 was updated.	2-3
	Table 2-5 was updated.	2-4
	The "Timing Characteristics" section was added.	2-7
	Table 2-7 was updated.	2-7
	Figure 2-1 was updated.	2-8
	The External Setup and Clock-to-Out (Pad-to-Pad) equations in the "Hardwired Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated.	2-8
	The External Setup and Clock-to-Out (Pad-to-Pad) in the "Routed Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated.	2-8
	The "Global Pins" section was updated.	2-10
	The "User I/Os" section was updated.	2-11
	Table 2-17 was updated.	2-19
	Figure 2-8 was updated.	2-20
	Figure 2-13 and Figure 2-14 were updated.	2-24
	The following timing parameters were renamed in I/O timing characteristic tables from Table 2-22 to Table 2-60:	2-26 to 2-52
	$t_{IOCLKQ} > t_{ICLKQ}$	
	$t_{IOCLKY} > t_{OCLKQ}$	
	Timing numbers were updated from Table 2-22 to Table 2-78.	2-26 to 2-69
	The "R-Cell" section was updated.	2-58
	Figure 2-59 was updated.	2-89
	Figure 2-60 was updated.	2-89
	Figure 2-67 was updated.	2-100
	Figure 2-68 was updated.	2-101
	Table 2-89 to Table 2-93 were updated.	2-90 to 2-94
	Table 2-98 to Table 2-102 were updated.	2-102 to 2-106