



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2016 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 18432 |
| Number of I/O | 168 |
| Number of Gates | 125000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 324-BGA |
| Supplier Device Package | 324-FBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/ax125-fg324 |

User-Defined Supply Pins

VREF**Supply Voltage**

Reference voltage for I/O banks. VREF pins are configured by the user from regular I/O pins; VREF pins are not in fixed locations. There can be one or more VREF pins in an I/O bank.

Global Pins

HCLKA/B/C/D**Dedicated (Hardwired) Clocks A, B, C and D**

These pins are the clock inputs for sequential modules or north PLLs. Input levels are compatible with all supported I/O standards. There is a P/N pin pair for support of differential I/O standards. Single-ended clock I/Os can only be assigned to the P side of a paired I/O. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. When the HCLK pins are unused, it is recommended that they are tied to ground.

CLKE/F/G/H**Routed Clocks E, F, G, and H**

These pins are clock inputs for clock distribution networks or south PLLs. Input levels are compatible with all supported I/O standards. There is a P/N pin pair for support of differential I/O standards. Single-ended clock I/Os can only be assigned to the P side of a paired I/O. The clock input is buffered prior to clocking the R-cells. When the CLK pins are unused, Microsemi recommends that they are tied to ground.

JTAG/Probe Pins

PRA/B/C/D**Probe A, B, C and D**

The Probe pins are used to output data from any user-defined design node within the device (controlled with Silicon Explorer II). These independent diagnostic pins can be used to allow real-time diagnostic output of any signal path within the device. The pins' probe capabilities can be permanently disabled to protect programmed design confidentiality. The probe pins are of LVTTL output levels.

TCK**Test Clock**

Test clock input for JTAG boundary-scan testing and diagnostic probe (Silicon Explorer II).

TDI**Test Data Input**

Serial input for JTAG boundary-scan testing and diagnostic probe. TDI is equipped with an internal 10 k Ω pull-up resistor.

TDO**Test Data Output**

Serial output for JTAG boundary-scan testing.

TMS**Test Mode Select**

The TMS pin controls the use of the IEEE 1149.1 boundary-scan pins (TCK, TDI, TDO, TRST). TMS is equipped with an internal 10 k Ω pull-up resistor.

TRST**Boundary Scan Reset Pin**

The TRST pin functions as an active-low input to asynchronously initialize or reset the boundary scan circuit. The TRST pin is equipped with a 10 k Ω pull-up resistor.

Special Functions

LP**Low Power Pin**

The LP pin controls the low power mode of Axcelerator devices. The device is placed in the low power mode by connecting the LP pin to logic high. To exit the low power mode, the LP pin must be set Low. Additionally, the LP pin must be set Low during chip powering-up or chip powering-down operations. See "Low Power Mode" on page 2-106 for more details.

NC**No Connection**


This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

Timing Characteristics

Table 2-35 • 3.3 V PCI I/O Module

Worst-Case Commercial Conditions $VCCA = 1.425\text{ V}$, $VCCI = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$

| Parameter | Description | -2 Speed | | -1 Speed | | Std Speed | | Units |
|---------------------------------------|---|----------|------|----------|------|-----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| 3.3 V PCI Output Module Timing | | | | | | | | |
| t_{DP} | Input Buffer | | 1.57 | | 1.79 | | 2.10 | ns |
| t_{PY} | Output Buffer | | 1.91 | | 2.18 | | 2.56 | ns |
| t_{ENZL} | Enable to Pad Delay through the Output Buffer—Z to Low | | 1.61 | | 1.62 | | 1.63 | ns |
| t_{ENZH} | Enable to Pad Delay through the Output Buffer—Z to High | | 1.45 | | 1.47 | | 1.47 | ns |
| t_{ENLZ} | Enable to Pad Delay through the Output Buffer—Low to Z | | 2.55 | | 2.90 | | 3.41 | ns |
| t_{ENHZ} | Enable to Pad Delay through the Output Buffer—High to Z | | 3.52 | | 4.01 | | 4.72 | ns |
| t_{IOLKQ} | Sequential Clock-to-Q for the I/O Input Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{IOLKY} | Clock-to-output Y for the I/O Output Register and the I/O Enable Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{SUD} | Data Input Set-Up | | 0.23 | | 0.27 | | 0.31 | ns |
| t_{SUE} | Enable Input Set-Up | | 0.26 | | 0.30 | | 0.35 | ns |
| t_{HD} | Data Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{HE} | Enable Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CPWHL} | Clock Pulse Width High to Low | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{CPWLH} | Clock Pulse Width Low to High | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{WASYN} | Asynchronous Pulse Width | | 0.37 | | 0.37 | | 0.37 | ns |
| t_{REASYN} | Asynchronous Recovery Time | | 0.13 | | 0.15 | | 0.17 | ns |
| t_{HASYN} | Asynchronous Removal Time | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | | 0.23 | | 0.27 | | 0.31 | |
| t_{PRESET} | Asynchronous Preset-to-Q | | 0.23 | | 0.27 | | 0.31 | ns |



Note: The carry-chain sequence can end on either C-cell.

Figure 2-30 • Carry-Chain Sequencing of C-Cells

Timing Characteristics

Refer to Table 2-62 on page 2-55 for more information on carry-chain timing.

Timing Characteristics

Table 2-65 • AX125 Predicted Routing Delays

Worst-Case Commercial Conditions VCCA = 1.425 V, T_J = 70°C

| Parameter | Description | –2 Speed | –1 Speed | Std Speed | Units |
|---------------------------------|----------------------------------|----------|----------|-----------|-------|
| | | Typical | Typical | Typical | |
| Predicted Routing Delays | | | | | |
| t _{DC} | DirectConnect Routing Delay, FO1 | 0.11 | 0.12 | 0.15 | ns |
| t _{FC} | FastConnect Routing Delay, FO1 | 0.35 | 0.39 | 0.46 | ns |
| t _{RD1} | Routing delay for FO1 | 0.35 | 0.40 | 0.47 | ns |
| t _{RD2} | Routing delay for FO2 | 0.38 | 0.43 | 0.51 | ns |
| t _{RD3} | Routing delay for FO3 | 0.43 | 0.48 | 0.57 | ns |
| t _{RD4} | Routing delay for FO4 | 0.48 | 0.55 | 0.64 | ns |
| t _{RD5} | Routing delay for FO5 | 0.55 | 0.62 | 0.73 | ns |
| t _{RD6} | Routing delay for FO6 | 0.64 | 0.72 | 0.85 | ns |
| t _{RD7} | Routing delay for FO7 | 0.79 | 0.89 | 1.05 | ns |
| t _{RD8} | Routing delay for FO8 | 0.88 | 0.99 | 1.17 | ns |
| t _{RD16} | Routing delay for FO16 | 1.49 | 1.69 | 1.99 | ns |
| t _{RD32} | Routing delay for FO32 | 2.32 | 2.63 | 3.10 | ns |

Table 2-66 • AX250 Predicted Routing Delays

Worst-Case Commercial Conditions VCCA = 1.425 V, T_J = 70°C

| Parameter | Description | –2 Speed | –1 Speed | Std Speed | Units |
|---------------------------------|----------------------------------|----------|----------|-----------|-------|
| | | Typical | Typical | Typical | |
| Predicted Routing Delays | | | | | |
| t _{DC} | DirectConnect Routing Delay, FO1 | 0.11 | 0.12 | 0.15 | ns |
| t _{FC} | FastConnect Routing Delay, FO1 | 0.35 | 0.39 | 0.46 | ns |
| t _{RD1} | Routing delay for FO1 | 0.39 | 0.45 | 0.53 | ns |
| t _{RD2} | Routing delay for FO2 | 0.41 | 0.46 | 0.54 | ns |
| t _{RD3} | Routing delay for FO3 | 0.48 | 0.55 | 0.64 | ns |
| t _{RD4} | Routing delay for FO4 | 0.56 | 0.63 | 0.75 | ns |
| t _{RD5} | Routing delay for FO5 | 0.60 | 0.68 | 0.80 | ns |
| t _{RD6} | Routing delay for FO6 | 0.84 | 0.96 | 1.13 | ns |
| t _{RD7} | Routing delay for FO7 | 0.90 | 1.02 | 1.20 | ns |
| t _{RD8} | Routing delay for FO8 | 1.00 | 1.13 | 1.33 | ns |
| t _{RD16} | Routing delay for FO16 | 2.17 | 2.46 | 2.89 | ns |
| t _{RD32} | Routing delay for FO32 | 3.55 | 4.03 | 4.74 | ns |

Table 2-69 • AX2000 Predicted Routing Delays
Worst-Case Commercial Conditions VCCA = 1.425 V, T_J = 70°C

| | | –2 Speed | –1 Speed | Std Speed | |
|---------------------------------|----------------------------------|----------|----------|-----------|-------|
| Parameter | Description | Typical | Typical | Typical | Units |
| Predicted Routing Delays | | | | | |
| t _{DC} | DirectConnect Routing Delay, FO1 | 0.12 | 0.13 | 0.15 | ns |
| t _{FC} | FastConnect Routing Delay, FO1 | 0.35 | 0.39 | 0.46 | ns |
| t _{RD1} | Routing delay for FO1 | 0.50 | 0.56 | 0.66 | ns |
| t _{RD2} | Routing delay for FO2 | 0.59 | 0.67 | 0.79 | ns |
| t _{RD3} | Routing delay for FO3 | 0.70 | 0.80 | 0.94 | ns |
| t _{RD4} | Routing delay for FO4 | 0.76 | 0.87 | 1.02 | ns |
| t _{RD5} | Routing delay for FO5 | 0.98 | 1.11 | 1.31 | ns |
| t _{RD6} | Routing delay for FO6 | 1.48 | 1.68 | 1.97 | ns |
| t _{RD7} | Routing delay for FO7 | 1.65 | 1.87 | 2.20 | ns |
| t _{RD8} | Routing delay for FO8 | 1.73 | 1.96 | 2.31 | ns |
| t _{RD16} | Routing delay for FO16 | 2.58 | 2.92 | 3.44 | ns |
| t _{RD32} | Routing delay for FO32 | 4.24 | 4.81 | 5.65 | ns |

The ClockTileDist Cluster contains an HCLKMux (HM) module for each of the four HCLK trees and a CLKMUX (CM) module for each of the CLK trees. The HCLK branches then propagate horizontally through the middle of the core tile to HCLKColDist (HD) modules in every SuperCluster column. The CLK branches propagate vertically through the center of the core tile to CLKRowDist (RD) modules in every SuperCluster row. Together, the HCLK and CLK branches provide for a low-skew global fanout within the core tile (Figure 2-40 and Figure 2-41).

Figure 2-40 • CTD, CD, and HD Module Layout

Figure 2-41 • HCLK and CLK Distribution within a Core Tile




Figure 2-54 • Using the PLL 155 MHz In, 133 MHz Out




Figure 2-55 • Using the PLL Delaying the Reference Clock

Clock

As with RAM configuration, the RCLK and WCLK pins have independent polarity selection.




Figure 2-65 • FIFO Block Diagram

Table 2-97 • FIFO Signal Description

| Signal | Direction | Description |
|-----------|-----------|---|
| WCLK | Input | Write clock (active either edge). |
| FWEN | Input | FIFO write enable. When this signal is asserted, the WD bus data is latched into the FIFO, and the internal write counters are incremented. |
| WD[N-1:0] | Input | Write data bus. The value N is dependent on the RAM configuration and can be 1, 2, 4, 9, 18, or 36. |
| FULL | Output | Active high signal indicating that the FIFO is FULL. When this signal is set, additional write requests are ignored. |
| AFULL | Output | Active high signal indicating that the FIFO is AFULL. |
| AFVAL | Input | 8-bit input defining the AFULL value of the FIFO. |
| RCLK | Input | Read clock (active either edge). |
| FREN | Input | FIFO read enable. |
| RD[N-1:0] | Output | Read data bus. The value N is dependent on the RAM configuration and can be 1, 2, 4, 9, 18, or 36. |
| EMPTY | Output | Empty flag indicating that the FIFO is EMPTY. When this signal is asserted, attempts to read the FIFO will be ignored. |
| AEMPTY | Output | Active high signal indicating that the FIFO is AEMPTY. |
| AEVAL | Input | 8-bit input defining the almost-empty value of the FIFO. |
| PIPE | Input | Sets the pipe option on or off. |
| CLR | Input | Active high clear input. |
| DEPTH | Input | Determines the depth of the FIFO and the number of FIFOs to be cascaded. |
| WIDTH | Input | Determines the width of the dataword/FIFO, and the number of the FIFOs to be cascaded. |

Programming

Device programming is supported through the Silicon Sculptor II, a single-site, robust and compact device programmer for the PC. Up to four Silicon Sculptor IIs can be daisy-chained and controlled from a single PC host. With standalone software for the PC, Silicon Sculptor II is designed to allow concurrent programming of multiple units from the same PC when daisy-chained.

Silicon Sculptor II programs devices independently to achieve the fastest programming times possible. Each fuse is verified by Silicon Sculptor II to ensure correct programming. Furthermore, at the end of programming, there are integrity tests that are run to ensure that programming was completed properly. Not only does it test programmed and nonprogrammed fuses, Silicon Sculptor II also provides a self-test to test its own hardware extensively.

Programming an Axcelerator device using Silicon Sculptor II is similar to programming any other antifuse device. The procedure is as follows:

1. Load the *.AFM file.
2. Select the device to be programmed.
3. Begin programming.

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via our In-House Programming Center.

In addition, BP Microsystems offers multi-site programmers that provide qualified support for Axcelerator devices.

For more details on programming the Axcelerator devices, please refer to the *Silicon Sculptor II User's Guide*.

| FG676 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| NC | D13 |
| NC | D14 |
| PRA | E13 |
| PRB | B14 |
| PRC | Y14 |
| PRD | AD14 |
| TCK | E5 |
| TDI | B3 |
| TDO | G6 |
| TMS | D4 |
| TRST | A2 |
| VCCA | AB4 |
| VCCA | AF24 |
| VCCA | C1 |
| VCCA | C26 |
| VCCA | J10 |
| VCCA | J11 |
| VCCA | J12 |
| VCCA | J13 |
| VCCA | J14 |
| VCCA | J15 |
| VCCA | J16 |
| VCCA | J17 |
| VCCA | K18 |
| VCCA | K9 |
| VCCA | L18 |
| VCCA | L9 |
| VCCA | M18 |
| VCCA | M9 |
| VCCA | N18 |
| VCCA | N9 |
| VCCA | P18 |
| VCCA | P9 |
| VCCA | R18 |
| VCCA | R9 |
| VCCA | T18 |

| FG676 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| VCCA | T9 |
| VCCA | U18 |
| VCCA | U9 |
| VCCA | V10 |
| VCCA | V11 |
| VCCA | V12 |
| VCCA | V13 |
| VCCA | V14 |
| VCCA | V15 |
| VCCA | V16 |
| VCCA | V17 |
| VCCPLA | E12 |
| VCCPLB | F13 |
| VCCPLC | E15 |
| VCCPLD | G14 |
| VCCPLE | AF15 |
| VCCPLF | AA14 |
| VCCPLG | AF12 |
| VCCPLH | AB13 |
| VCCDA | A11 |
| VCCDA | A3 |
| VCCDA | AB22 |
| VCCDA | AB5 |
| VCCDA | AD10 |
| VCCDA | AD11 |
| VCCDA | AD13 |
| VCCDA | AD16 |
| VCCDA | AD17 |
| VCCDA | B1 |
| VCCDA | B11 |
| VCCDA | B17 |
| VCCDA | C16 |
| VCCDA | D24 |
| VCCDA | E14 |
| VCCDA | P2 |
| VCCDA | P23 |

| FG676 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| VCCIB0 | G10 |
| VCCIB0 | G8 |
| VCCIB0 | G9 |
| VCCIB0 | H10 |
| VCCIB0 | H11 |
| VCCIB0 | H12 |
| VCCIB0 | H13 |
| VCCIB0 | H9 |
| VCCIB1 | G17 |
| VCCIB1 | G18 |
| VCCIB1 | G19 |
| VCCIB1 | H14 |
| VCCIB1 | H15 |
| VCCIB1 | H16 |
| VCCIB1 | H17 |
| VCCIB1 | H18 |
| VCCIB2 | H20 |
| VCCIB2 | J19 |
| VCCIB2 | J20 |
| VCCIB2 | K19 |
| VCCIB2 | K20 |
| VCCIB2 | L19 |
| VCCIB2 | M19 |
| VCCIB2 | N19 |
| VCCIB3 | P19 |
| VCCIB3 | R19 |
| VCCIB3 | T19 |
| VCCIB3 | U19 |
| VCCIB3 | U20 |
| VCCIB3 | V19 |
| VCCIB3 | V20 |
| VCCIB3 | W20 |
| VCCIB4 | W14 |
| VCCIB4 | W15 |
| VCCIB4 | W16 |
| VCCIB4 | W17 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| GND | A13 |
| GND | A18 |
| GND | A2 |
| GND | A23 |
| GND | A29 |
| GND | A8 |
| GND | AA10 |
| GND | AA21 |
| GND | AA28 |
| GND | AA3 |
| GND | AB2 |
| GND | AB22 |
| GND | AB29 |
| GND | AB9 |
| GND | AC1 |
| GND | AC30 |
| GND | AE25 |
| GND | AE6 |
| GND | AF26 |
| GND | AF5 |
| GND | AG27 |
| GND | AG4 |
| GND | AH10 |
| GND | AH15 |
| GND | AH16 |
| GND | AH21 |
| GND | AH28 |
| GND | AH3 |
| GND | AJ1 |
| GND | AJ2 |
| GND | AJ22 |
| GND | AJ29 |
| GND | AJ30 |
| GND | AJ9 |
| GND | AK13 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| GND | AK18 |
| GND | AK2 |
| GND | AK23 |
| GND | AK29 |
| GND | AK8 |
| GND | B1 |
| GND | B2 |
| GND | B22 |
| GND | B29 |
| GND | B30 |
| GND | B9 |
| GND | C10 |
| GND | C15 |
| GND | C16 |
| GND | C21 |
| GND | C28 |
| GND | C3 |
| GND | D27 |
| GND | D28 |
| GND | D4 |
| GND | E26 |
| GND | E5 |
| GND | H1 |
| GND | H30 |
| GND | J2 |
| GND | J22 |
| GND | J29 |
| GND | J9 |
| GND | K10 |
| GND | K21 |
| GND | K28 |
| GND | K3 |
| GND | L11 |
| GND | L20 |
| GND | M12 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| GND | M13 |
| GND | M14 |
| GND | M15 |
| GND | M16 |
| GND | M17 |
| GND | M18 |
| GND | M19 |
| GND | N1 |
| GND | N12 |
| GND | N13 |
| GND | N14 |
| GND | N15 |
| GND | N16 |
| GND | N17 |
| GND | N18 |
| GND | N19 |
| GND | N30 |
| GND | P12 |
| GND | P13 |
| GND | P14 |
| GND | P15 |
| GND | P16 |
| GND | P17 |
| GND | P18 |
| GND | P19 |
| GND | R12 |
| GND | R13 |
| GND | R14 |
| GND | R15 |
| GND | R16 |
| GND | R17 |
| GND | R18 |
| GND | R19 |
| GND | R28 |
| GND | R3 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| NC | K1 |
| NC | K2 |
| NC | L30 |
| NC | M30 |
| NC | N29 |
| NC | T1 |
| NC | U1 |
| NC | W30 |
| NC | Y1 |
| NC | Y2 |
| NC | Y30 |
| PRA | G15 |
| PRB | D16 |
| PRC | AB16 |
| PRD | AF16 |
| TCK | G7 |
| TDI | D5 |
| TDO | J8 |
| TMS | F6 |
| TRST | C4 |
| VCCA | AD6 |
| VCCA | AH26 |
| VCCA | E28 |
| VCCA | E3 |
| VCCA | L12 |
| VCCA | L13 |
| VCCA | L14 |
| VCCA | L15 |
| VCCA | L16 |
| VCCA | L17 |
| VCCA | L18 |
| VCCA | L19 |
| VCCA | M11 |
| VCCA | M20 |
| VCCA | N11 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| VCCA | N20 |
| VCCA | P11 |
| VCCA | P20 |
| VCCA | R11 |
| VCCA | R20 |
| VCCA | T11 |
| VCCA | T20 |
| VCCA | U11 |
| VCCA | U20 |
| VCCA | V11 |
| VCCA | V20 |
| VCCA | W11 |
| VCCA | W20 |
| VCCA | Y12 |
| VCCA | Y13 |
| VCCA | Y14 |
| VCCA | Y15 |
| VCCA | Y16 |
| VCCA | Y17 |
| VCCA | Y18 |
| VCCA | Y19 |
| VCCPLA | G14 |
| VCCPLB | H15 |
| VCCPLC | G17 |
| VCCPLD | J16 |
| VCCPLE | AH17 |
| VCCPLF | AC16 |
| VCCPLG | AH14 |
| VCCPLH | AD15 |
| VCCDA | AD24 |
| VCCDA | AD7 |
| VCCDA | AF12 |
| VCCDA | AF13 |
| VCCDA | AF15 |
| VCCDA | AF18 |

| FG896 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| VCCDA | AF19 |
| VCCDA | C13 |
| VCCDA | C5 |
| VCCDA | D13 |
| VCCDA | D19 |
| VCCDA | D3 |
| VCCDA | E18 |
| VCCDA | F26 |
| VCCDA | G16 |
| VCCDA | T25 |
| VCCDA | T4 |
| VCCIB0 | A3 |
| VCCIB0 | B3 |
| VCCIB0 | J10 |
| VCCIB0 | J11 |
| VCCIB0 | J12 |
| VCCIB0 | K11 |
| VCCIB0 | K12 |
| VCCIB0 | K13 |
| VCCIB0 | K14 |
| VCCIB0 | K15 |
| VCCIB1 | A28 |
| VCCIB1 | B28 |
| VCCIB1 | J19 |
| VCCIB1 | J20 |
| VCCIB1 | J21 |
| VCCIB1 | K16 |
| VCCIB1 | K17 |
| VCCIB1 | K18 |
| VCCIB1 | K19 |
| VCCIB1 | K20 |
| VCCIB2 | C29 |
| VCCIB2 | C30 |
| VCCIB2 | K22 |
| VCCIB2 | L21 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO124NB2F11 | P29 |
| IO124PB2F11 | P30 |
| IO125NB2F11 | R22 |
| IO125PB2F11 | R23 |
| IO127NB2F11 | R24 |
| IO127PB2F11 | R25 |
| IO128NB2F11 | R29 |
| IO128PB2F11 | R30 |
| Bank 3 | |
| IO129NB3F12 | T27 |
| IO129PB3F12 | R27 |
| IO130NB3F12 | T29 |
| IO130PB3F12 | T30 |
| IO131NB3F12 | T22 |
| IO131PB3F12 | T23 |
| IO132NB3F12 | U26 |
| IO132PB3F12 | T26 |
| IO133NB3F12 | U24 |
| IO133PB3F12 | T24 |
| IO135NB3F12 | U23 |
| IO135PB3F12 | U22 |
| IO136NB3F12 | U29 |
| IO136PB3F12 | U30 |
| IO137NB3F12 | V28 |
| IO137PB3F12 | U28 |
| IO138NB3F12 | V27 |
| IO138PB3F12 | U27 |
| IO139NB3F13 | V25 |
| IO139PB3F13 | U25 |
| IO141NB3F13 | V23 |
| IO141PB3F13 | V22 |
| IO142NB3F13 | W29 |
| IO142PB3F13 | V29 |
| IO143NB3F13 | W26 |
| IO143PB3F13 | V26 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO145NB3F13 | W24 |
| IO145PB3F13 | V24 |
| IO146NB3F13 | W27 |
| IO146PB3F13 | W28 |
| IO147NB3F13 | Y28 |
| IO147PB3F13 | Y27 |
| IO148NB3F13 | Y30 |
| IO148PB3F13 | W30 |
| IO149NB3F13 | Y25 |
| IO149PB3F13 | W25 |
| IO150NB3F14 | AA29 |
| IO150PB3F14 | Y29 |
| IO151NB3F14 | AC29 |
| IO152NB3F14 | AA26 |
| IO152PB3F14 | Y26 |
| IO153NB3F14 | Y23 |
| IO153PB3F14 | W23 |
| IO154NB3F14 | AB30 |
| IO154PB3F14 | AA30 |
| IO155NB3F14 | AB27 |
| IO155PB3F14 | AA27 |
| IO156NB3F14 | AC28 |
| IO156PB3F14 | AB28 |
| IO157NB3F14 | AA24 |
| IO157PB3F14 | Y24 |
| IO158NB3F14 | AF29 |
| IO158PB3F14 | AF30 |
| IO159NB3F14 | AB25 |
| IO159PB3F14 | AA25 |
| IO160NB3F14 | AE30 |
| IO160PB3F14 | AD30 |
| IO161NB3F15 | AE29 |
| IO161PB3F15 | AD29 |
| IO162NB3F15 | AD27 |
| IO162PB3F15 | AC27 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO163NB3F15 | AC26 |
| IO163PB3F15 | AB26 |
| IO164NB3F15 | AE28 |
| IO164PB3F15 | AD28 |
| IO165NB3F15 | AC24 |
| IO165PB3F15 | AB24 |
| IO166NB3F15 | AG28 |
| IO166PB3F15 | AF28 |
| IO167NB3F15 | AE26 |
| IO167PB3F15 | AD26 |
| IO168NB3F15 | AD25 |
| IO168PB3F15 | AC25 |
| IO169NB3F15 | AF27 |
| IO169PB3F15 | AE27 |
| IO170NB3F15 | AB23 |
| IO170PB3F15 | AA23 |
| Bank 4 | |
| IO171NB4F16 | AG29 |
| IO171PB4F16 | AG30 |
| IO172NB4F16 | AF24 |
| IO172PB4F16 | AF25 |
| IO173NB4F16 | AG25 |
| IO173PB4F16 | AG26 |
| IO174NB4F16 | AJ25 |
| IO174PB4F16 | AJ26 |
| IO175NB4F16 | AK26 |
| IO175PB4F16 | AK27 |
| IO176NB4F16 | AE23 |
| IO176PB4F16 | AE24 |
| IO177NB4F16 | AH24 |
| IO177PB4F16 | AH25 |
| IO178NB4F16 | AD23 |
| IO178PB4F16 | AC23 |
| IO179PB4F16 | AJ27 |
| IO180NB4F16 | AG23 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO245PB5F23 | AG8 |
| IO246NB5F23 | AD8 |
| IO246PB5F23 | AD9 |
| IO247NB5F23 | AG7 |
| IO247PB5F23 | AH7 |
| IO248NB5F23 | AK5 |
| IO249NB5F23 | AJ5 |
| IO249PB5F23 | AJ6 |
| IO250NB5F23 | AC8 |
| IO250PB5F23 | AC9 |
| IO251NB5F23 | AH6 |
| IO251PB5F23 | AG6 |
| IO252NB5F23 | AF6 |
| IO252PB5F23 | AF7 |
| IO253NB5F23 | AG2 |
| IO253PB5F23 | AG1 |
| IO254NB5F23 | AE7 |
| IO254PB5F23 | AE8 |
| IO255NB5F23 | AG5 |
| IO255PB5F23 | AH5 |
| IO256NB5F23 | AJ4 |
| IO256PB5F23 | AK4 |
| Bank 6 | |
| IO257NB6F24 | AE4 |
| IO257PB6F24 | AF4 |
| IO258NB6F24 | AB7 |
| IO258PB6F24 | AC7 |
| IO259NB6F24 | AD5 |
| IO259PB6F24 | AE5 |
| IO260NB6F24 | AF1 |
| IO260PB6F24 | AF2 |
| IO261NB6F24 | AF3 |
| IO261PB6F24 | AG3 |
| IO262NB6F24 | AC4 |
| IO262PB6F24 | AD4 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO263NB6F24 | AD3 |
| IO263PB6F24 | AE3 |
| IO264NB6F24 | AB6 |
| IO264PB6F24 | AC6 |
| IO265NB6F24 | AD1 |
| IO265PB6F24 | AE1 |
| IO266NB6F24 | AA8 |
| IO266PB6F24 | AB8 |
| IO267NB6F25 | AB5 |
| IO267PB6F25 | AC5 |
| IO268NB6F25 | AB3 |
| IO268PB6F25 | AC3 |
| IO269NB6F25 | AC2 |
| IO269PB6F25 | AD2 |
| IO270NB6F25 | Y7 |
| IO270PB6F25 | AA7 |
| IO271NB6F25 | AA4 |
| IO271PB6F25 | AB4 |
| IO272NB6F25 | Y6 |
| IO272PB6F25 | AA6 |
| IO273NB6F25 | AB1* |
| IO273PB6F25 | AE2* |
| IO274NB6F25 | W8 |
| IO274PB6F25 | Y8 |
| IO275NB6F25 | Y5 |
| IO275PB6F25 | AA5 |
| IO277NB6F25 | AA2 |
| IO277PB6F25 | AA1 |
| IO278NB6F26 | W6 |
| IO278PB6F26 | W7 |
| IO279NB6F26 | Y3 |
| IO279PB6F26 | Y4 |
| IO280NB6F26 | V8 |
| IO280PB6F26 | V9 |
| IO281NB6F26 | Y1 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO281PB6F26 | Y2 |
| IO282NB6F26 | V5 |
| IO282PB6F26 | W5 |
| IO284NB6F26 | V7 |
| IO284PB6F26 | V6 |
| IO285NB6F26 | W3 |
| IO285PB6F26 | W4 |
| IO286NB6F26 | U8 |
| IO286PB6F26 | U9 |
| IO287NB6F26 | W1 |
| IO287PB6F26 | W2 |
| IO288NB6F26 | U7 |
| IO288PB6F26 | U6 |
| IO290NB6F27 | U4 |
| IO290PB6F27 | V4 |
| IO291NB6F27 | U3 |
| IO291PB6F27 | V3 |
| IO292NB6F27 | T5 |
| IO292PB6F27 | U5 |
| IO293NB6F27 | U2 |
| IO293PB6F27 | V2 |
| IO294NB6F27 | T8 |
| IO294PB6F27 | T9 |
| IO296NB6F27 | T1 |
| IO296PB6F27 | U1 |
| IO298NB6F27 | T7 |
| IO298PB6F27 | T6 |
| IO299NB6F27 | R2 |
| IO299PB6F27 | T2 |
| Bank 7 | |
| IO300NB7F28 | R8 |
| IO300PB7F28 | R9 |
| IO302NB7F28 | R4 |
| IO302PB7F28 | R5 |
| IO303NB7F28 | P1 |

| FG896 | |
|------------------------|-------------------|
| AX2000 Function | Pin Number |
| GND | AK18 |
| GND | AK2 |
| GND | AK23 |
| GND | AK29 |
| GND | AK8 |
| GND | B1 |
| GND | B2 |
| GND | B22 |
| GND | B29 |
| GND | B30 |
| GND | B9 |
| GND | C10 |
| GND | C15 |
| GND | C16 |
| GND | C21 |
| GND | C28 |
| GND | C3 |
| GND | D27 |
| GND | D28 |
| GND | D4 |
| GND | E26 |
| GND | E5 |
| GND | H1 |
| GND | H30 |
| GND | J2 |
| GND | J22 |
| GND | J29 |
| GND | J9 |
| GND | K10 |
| GND | K21 |
| GND | K28 |
| GND | K3 |
| GND | L11 |
| GND | L20 |
| GND | M12 |

| FG896 | |
|------------------------|-------------------|
| AX2000 Function | Pin Number |
| GND | M13 |
| GND | M14 |
| GND | M15 |
| GND | M16 |
| GND | M17 |
| GND | M18 |
| GND | M19 |
| GND | N1 |
| GND | N12 |
| GND | N13 |
| GND | N14 |
| GND | N15 |
| GND | N16 |
| GND | N17 |
| GND | N18 |
| GND | N19 |
| GND | N30 |
| GND | P12 |
| GND | P13 |
| GND | P14 |
| GND | P15 |
| GND | P16 |
| GND | P17 |
| GND | P18 |
| GND | P19 |
| GND | R12 |
| GND | R13 |
| GND | R14 |
| GND | R15 |
| GND | R16 |
| GND | R17 |
| GND | R18 |
| GND | R19 |
| GND | R28 |
| GND | R3 |

| FG896 | |
|------------------------|-------------------|
| AX2000 Function | Pin Number |
| GND | T12 |
| GND | T13 |
| GND | T14 |
| GND | T15 |
| GND | T16 |
| GND | T17 |
| GND | T18 |
| GND | T19 |
| GND | T28 |
| GND | T3 |
| GND | U12 |
| GND | U13 |
| GND | U14 |
| GND | U15 |
| GND | U16 |
| GND | U17 |
| GND | U18 |
| GND | U19 |
| GND | V1 |
| GND | V12 |
| GND | V13 |
| GND | V14 |
| GND | V15 |
| GND | V16 |
| GND | V17 |
| GND | V18 |
| GND | V19 |
| GND | V30 |
| GND | W12 |
| GND | W13 |
| GND | W14 |
| GND | W15 |
| GND | W16 |
| GND | W17 |
| GND | W18 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| GND | W19 |
| GND | Y11 |
| GND | Y20 |
| GND/LP | E4 |
| PRA | G15 |
| PRB | D16 |
| PRC | AB16 |
| PRD | AF16 |
| TCK | G7 |
| TDI | D5 |
| TDO | J8 |
| TMS | F6 |
| TRST | C4 |
| VCCA | AD6 |
| VCCA | AH26 |
| VCCA | E28 |
| VCCA | E3 |
| VCCA | L12 |
| VCCA | L13 |
| VCCA | L14 |
| VCCA | L15 |
| VCCA | L16 |
| VCCA | L17 |
| VCCA | L18 |
| VCCA | L19 |
| VCCA | M11 |
| VCCA | M20 |
| VCCA | N11 |
| VCCA | N20 |
| VCCA | P11 |
| VCCA | P20 |
| VCCA | R11 |
| VCCA | R20 |
| VCCA | T11 |
| VCCA | T20 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| VCCA | U11 |
| VCCA | U20 |
| VCCA | V11 |
| VCCA | V20 |
| VCCA | W11 |
| VCCA | W20 |
| VCCA | Y12 |
| VCCA | Y13 |
| VCCA | Y14 |
| VCCA | Y15 |
| VCCA | Y16 |
| VCCA | Y17 |
| VCCA | Y18 |
| VCCA | Y19 |
| VCCDA | AD24 |
| VCCDA | AD7 |
| VCCDA | AE15 |
| VCCDA | AE16 |
| VCCDA | AF12 |
| VCCDA | AF13 |
| VCCDA | AF15 |
| VCCDA | AF18 |
| VCCDA | AF19 |
| VCCDA | AH27 |
| VCCDA | AH4 |
| VCCDA | C13 |
| VCCDA | C27 |
| VCCDA | C5 |
| VCCDA | D13 |
| VCCDA | D19 |
| VCCDA | D3 |
| VCCDA | E18 |
| VCCDA | F15 |
| VCCDA | F16 |
| VCCDA | F26 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| VCCDA | G16 |
| VCCDA | T25 |
| VCCDA | T4 |
| VCCIB0 | A3 |
| VCCIB0 | B3 |
| VCCIB0 | J10 |
| VCCIB0 | J11 |
| VCCIB0 | J12 |
| VCCIB0 | K11 |
| VCCIB0 | K12 |
| VCCIB0 | K13 |
| VCCIB0 | K14 |
| VCCIB0 | K15 |
| VCCIB1 | A28 |
| VCCIB1 | B28 |
| VCCIB1 | J19 |
| VCCIB1 | J20 |
| VCCIB1 | J21 |
| VCCIB1 | K16 |
| VCCIB1 | K17 |
| VCCIB1 | K18 |
| VCCIB1 | K19 |
| VCCIB1 | K20 |
| VCCIB2 | C29 |
| VCCIB2 | C30 |
| VCCIB2 | K22 |
| VCCIB2 | L21 |
| VCCIB2 | L22 |
| VCCIB2 | M21 |
| VCCIB2 | M22 |
| VCCIB2 | N21 |
| VCCIB2 | P21 |
| VCCIB2 | R21 |
| VCCIB3 | AA22 |
| VCCIB3 | AH29 |

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

| CQ352 | | CQ352 | | CQ352 | |
|------------------|------------|----------------|------------|----------------|------------|
| AX500 Function | Pin Number | AX500 Function | Pin Number | AX500 Function | Pin Number |
| Bank 0 | | Bank 2 | | Bank 3 | |
| IO00PB0F0 | 343 | IO35NB1F3 | 275 | IO63NB3F6 | 217 |
| IO03NB0F0 | 341 | IO35PB1F3 | 276 | IO63PB3F6 | 218 |
| IO03PB0F0 | 342 | IO37NB1F3 | 271 | IO64NB3F6 | 219 |
| IO05NB0F0 | 337 | IO37PB1F3 | 272 | IO64PB3F6 | 220 |
| IO05PB0F0 | 338 | IO41NB1F3 | 269 | IO65NB3F6 | 213 |
| IO07NB0F0 | 335 | IO41PB1F3 | 270 | IO65PB3F6 | 214 |
| IO07PB0F0 | 336 | Bank 4 | | IO67NB3F6 | 207 |
| IO09NB0F0 | 331 | IO43NB2F4 | 261 | IO67PB3F6 | 208 |
| IO09PB0F0 | 332 | IO43PB2F4 | 262 | IO68NB3F6 | 211 |
| IO15NB0F1 | 325 | IO45NB2F4 | 259 | IO68PB3F6 | 212 |
| IO15PB0F1 | 326 | IO45PB2F4 | 260 | IO69NB3F6 | 205 |
| IO17NB0F1 | 323 | IO47NB2F4 | 255 | IO69PB3F6 | 206 |
| IO17PB0F1 | 324 | IO47PB2F4 | 256 | IO71NB3F6 | 201 |
| IO19NB0F1/HCLKAN | 319 | IO49NB2F4 | 253 | IO71PB3F6 | 202 |
| IO19PB0F1/HCLKAP | 320 | IO49PB2F4 | 254 | IO73NB3F6 | 199 |
| IO20NB0F1/HCLKBN | 313 | IO50NB2F4 | 247 | IO73PB3F6 | 200 |
| IO20PB0F1/HCLKBP | 314 | IO50PB2F4 | 248 | IO75NB3F7 | 193 |
| Bank 1 | | IO51NB2F4 | 249 | IO75PB3F7 | 194 |
| IO21NB1F2/HCLKCN | 305 | IO51PB2F4 | 250 | IO76NB3F7 | 195 |
| IO21PB1F2/HCLKCP | 306 | IO53NB2F5 | 243 | IO76PB3F7 | 196 |
| IO22NB1F2/HCLKDN | 299 | IO53PB2F5 | 244 | IO77NB3F7 | 189 |
| IO22PB1F2/HCLKDP | 300 | IO54NB2F5 | 241 | IO77PB3F7 | 190 |
| IO23NB1F2 | 289 | IO54PB2F5 | 242 | IO79NB3F7 | 187 |
| IO23PB1F2 | 290 | IO55NB2F5 | 237 | IO79PB3F7 | 188 |
| IO24NB1F2 | 295 | IO55PB2F5 | 238 | IO80NB3F7 | 183 |
| IO24PB1F2 | 296 | IO57NB2F5 | 235 | IO80PB3F7 | 184 |
| IO25NB1F2 | 287 | IO57PB2F5 | 236 | IO81NB3F7 | 181 |
| IO25PB1F2 | 288 | IO58NB2F5 | 231 | IO81PB3F7 | 182 |
| IO27NB1F2 | 283 | IO58PB2F5 | 232 | IO83NB3F7 | 179 |
| IO27PB1F2 | 284 | IO59NB2F5 | 229 | IO83PB3F7 | 180 |
| IO29NB1F2 | 281 | IO59PB2F5 | 230 | Bank 4 | |
| IO29PB1F2 | 282 | IO61NB2F5 | 225 | IO85NB4F8 | 172 |
| IO31NB1F2 | 277 | IO61PB2F5 | 226 | IO85PB4F8 | 173 |
| IO31PB1F2 | 278 | IO62NB2F5 | 223 | IO87NB4F8 | 170 |
| | | IO62PB2F5 | 224 | | |

| Revision | Changes | Page |
|-----------------------|---|----------------|
| Revision 12 (v2.4) | Revised ordering information and timing data to reflect phase out of -3 speed grade options. | |
| | Table 2-3 was updated. | 2 |
| Revision 11 (v2.3) | The "Packaging Data" section is new. | iv |
| | Table 2-2 was updated. | 2-1 |
| | "VCCDA Supply Voltage" was updated. | 2-9 |
| | "PRA/B/C/D Probe A, B, C and D" was updated. | 2-10 |
| | The "User I/Os" was updated. | 2-11 |
| Revision 10 (v2.2) | Figure 1-3 was updated. | 1-2 |
| | Table 2-2 was updated. | 2-1 |
| | The "Power-Up/Down Sequence" section was updated. | 2-1 |
| | Table 2-4 was updated. | 2-3 |
| | Table 2-5 was updated. | 2-4 |
| | The "Timing Characteristics" section was added. | 2-7 |
| | Table 2-7 was updated. | 2-7 |
| | Figure 2-1 was updated. | 2-8 |
| | The External Setup and Clock-to-Out (Pad-to-Pad) equations in the "Hardwired Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated. | 2-8 |
| | The External Setup and Clock-to-Out (Pad-to-Pad) in the "Routed Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated. | 2-8 |
| | The "Global Pins" section was updated. | 2-10 |
| | The "User I/Os" section was updated. | 2-11 |
| | Table 2-17 was updated. | 2-19 |
| | Figure 2-8 was updated. | 2-20 |
| | Figure 2-13 and Figure 2-14 were updated. | 2-24 |
| | The following timing parameters were renamed in I/O timing characteristic tables from Table 2-22 to Table 2-60: | 2-26 to 2-52 |
| | $t_{IOCLKQ} > t_{ICLKQ}$ | |
| | $t_{IOCLKY} > t_{OCLKQ}$ | |
| | Timing numbers were updated from Table 2-22 to Table 2-78. | 2-26 to 2-69 |
| | The "R-Cell" section was updated. | 2-58 |
| | Figure 2-59 was updated. | 2-89 |
| | Figure 2-60 was updated. | 2-89 |
| | Figure 2-67 was updated. | 2-100 |
| | Figure 2-68 was updated. | 2-101 |
| | Table 2-89 to Table 2-93 were updated. | 2-90 to 2-94 |
| | Table 2-98 to Table 2-102 were updated. | 2-102 to 2-106 |



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.