




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                             |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Discontinued at Digi-Key                                                                                                                    |
| Number of LABs/CLBs            | 32256                                                                                                                                       |
| Number of Logic Elements/Cells | -                                                                                                                                           |
| Total RAM Bits                 | 294912                                                                                                                                      |
| Number of I/O                  | 684                                                                                                                                         |
| Number of Gates                | 2000000                                                                                                                                     |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                               |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                           |
| Package / Case                 | 1152-BGA                                                                                                                                    |
| Supplier Device Package        | 1152-FPBGA (35x35)                                                                                                                          |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/ax2000-2fg1152i">https://www.e-xfl.com/product-detail/microsemi/ax2000-2fg1152i</a> |

## Timing Model



Note: Worst case timing data for the AX1000, -2 speed grade

**Figure 2-1 • Worst Case Timing Data**

### Hardwired Clock – Using LVTTL 24 mA High Slew Clock I/O

External Setup

$$= (t_{DP} + t_{RD2} + t_{SUD}) - t_{HCKL}$$

$$= (1.72 + 0.53 + 0.23) - 3.02 = -0.54 \text{ ns}$$

Clock-to-Out (Pad-to-Pad)

$$= t_{HCKL} + t_{RCO} + t_{RD1} + t_{PY}$$

$$= 3.02 + 0.67 + 0.45 + 2.99 = 7.13 \text{ ns}$$

### Routed Clock – Using LVTTL 24 mA High Slew Clock I/O

External Setup

$$= (t_{DP} + t_{RD2} + t_{SUD}) - t_{RCKH}$$

$$= (1.72 + 0.53 + 0.23) - 3.13 = -0.65 \text{ ns}$$

Clock-to-Out (Pad-to-Pad)

$$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{PY}$$

$$= 3.13 + 0.67 + 0.45 + 3.03 = 7.24 \text{ ns}$$

## User I/Os<sup>2</sup>

### Introduction

The Axcelerator family features a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) with its bank-selectable I/Os. Table 2-8 on page 2-12 contains the I/O standards supported by the Axcelerator family, and Table 2-10 on page 2-12 compares the features of the different I/O standards.

Each I/O provides programmable slew rates, drive strengths, and weak pull-up and weak pull-down circuits. The slew rate setting is effective for both rising and falling edges.

I/O standards, except 3.3 V PCI and 3.3 V PCI-X, are capable of hot insertion. 3.3 V PCI and 3.3 V PCI-X are 5 V tolerant with the aid of an external resistor.

The input buffer has an optional user-configurable delay element. The element can reduce or eliminate the hold time requirement for input signals registered within the I/O cell. The value for the delay is set on a bank-wide basis. Note that the delay WILL be a function of process variations as well as temperature and voltage changes.

Each I/O includes three registers: an input (InReg), an output (OutReg), and an enable register (EnReg). I/Os are organized into banks, and there are eight banks per device—two per side (Figure 2-6 on page 2-18). Each I/O bank has a common VCCI, the supply voltage for its I/Os.

For voltage-referenced I/Os, each bank also has a common reference-voltage bus, VREF. While VREF must have a common voltage for an entire I/O bank, its location is user-selectable. In other words, any user I/O in the bank can be selected to be a VREF.

The location of the VREF pin should be selected according to the following rules:

- Any pin that is assigned as a VREF can control a maximum of eight user I/O pad locations in each direction (16 total maximum) within the same I/O bank.
- I/O pad locations listed as no connects are counted as part of the 16 maximum. In many cases, this leads to fewer than eight user I/O package pins in each direction being controlled by a VREF pin.
- Dedicated I/O pins such as GND and VCCI are counted as part of the 16.
- The two user I/O pads immediately adjacent on each side of the VREF pin (four in total) may only be used as inputs. The exception is when there is a VCCI/GND pair separating the VREF pin and the user I/O pad location.
- The user does not need to assign VREF pins for OUTBUF and TRIBUF. VREF pins are needed only for input and bidirectional I/Os.

The differential amplifier supply voltage VCCDA should be connected to 3.3 V.

A user can gain access to the various I/O standards in three ways:

- Instantiate specific library macros that represent the desired specific standard.
- Use generic I/O macros and then use Designer's PinEditor to specify the desired I/O standards (please note that this is not applicable to differential standards).
- A combination of the first two methods.

Refer to the *I/O Features in Axcelerator Family Devices* application note and the *Antifuse Macro Library Guide* for more details.

---

2. Do not use an external resistor to pull the I/O above  $V_{CCI}$  for a higher logic "1" voltage level. The desired higher logic "1" voltage level will be degraded due to a small I/O current, which exists when the I/O is pulled up above  $V_{CCI}$ .

### Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential standards.

### Using the Voltage-Referenced I/O Standards


Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed in Designer.

### Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing very high-speed systems.

To implement a DDR, users need to:

1. Instantiate an input buffer (with the required I/O standard)
2. Instantiate the DDR\_REG macro (Figure 2-6)
3. Connect the output from the Input buffer to the input of the DDR macro



**Figure 2-6 • DDR Register**

### Macros for Specific I/O Standards

There are different macro types for any I/O standard or feature that determine the required VCCI and VREF voltages for an I/O. The generic buffer macros require the LVTTTL standard with slow slew rate and 24 mA-drive strength. LVTTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:

- CLKBUF: Clock Buffer
- HCLKBUF: Hardwired Clock Buffer
- INBUF: Input Buffer
- OUTBUF: Output Buffer
- TRIBUF: Tristate Buffer
- BIBUF: Bidirectional Buffer

Other macros include the following:

- Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential inputs (e.g. INBUF\_LVDS) or a pair of differential outputs (e.g. OUTBUF\_LVPECL).
- Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available only with TTL and LVCMOS thresholds. They can be used to model the behavior of the pull-up and pull-down resistors available in the architecture. Whenever an input pin is left unconnected, the output pin will either go high or low rather than unknown. This allows users to leave inputs unconnected without having the negative effect on simulation of propagating unknowns.
- DDR\_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to implement a double data rate register. Designer software will map it to the I/O module in the same way it maps the other registers to the I/O module.




## 1.8 V LVCMOS

Low-Voltage Complementary Metal-Oxide Semiconductor for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.8 V applications. It uses a 3.3 V tolerant CMOS input buffer and a push-pull output buffer.

**Table 2-26 • DC Input and Output Levels**

| VIL     |          | VIH      |         | VOL     | VOH        | IOL  | IOH   |
|---------|----------|----------|---------|---------|------------|------|-------|
| Min., V | Max., V  | Min., V  | Max., V | Max., V | Min., V    | mA   | mA    |
| -0.3    | 0.2 VCCI | 0.7 VCCI | 3.6     | 0.2     | VCCI - 0.2 | 8 mA | -8 mA |

## AC Loadings



**Figure 2-17 • AC Test Loads**

**Table 2-27 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ) (V) | Cload (pF) |
|---------------|----------------|----------------------|----------------|------------|
| 0             | 1.8            | 0.5 VCCI             | N/A            | 35         |

Note: \* Measuring Point = VTRIP

## Timing Characteristics

**Table 2-35 • 3.3 V PCI I/O Module**

Worst-Case Commercial Conditions  $V_{CCA} = 1.425\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$

|                                |                                                                           | –2 Speed |      | –1 Speed |      | Std Speed |      | Units |
|--------------------------------|---------------------------------------------------------------------------|----------|------|----------|------|-----------|------|-------|
| Parameter                      | Description                                                               | Min.     | Max. | Min.     | Max. | Min.      | Max. |       |
| 3.3 V PCI Output Module Timing |                                                                           |          |      |          |      |           |      |       |
| t <sub>DP</sub>                | Input Buffer                                                              |          | 1.57 |          | 1.79 |           | 2.10 | ns    |
| t <sub>PY</sub>                | Output Buffer                                                             |          | 1.91 |          | 2.18 |           | 2.56 | ns    |
| t <sub>ENZL</sub>              | Enable to Pad Delay through the Output Buffer—Z to Low                    |          | 1.61 |          | 1.62 |           | 1.63 | ns    |
| t <sub>ENZH</sub>              | Enable to Pad Delay through the Output Buffer—Z to High                   |          | 1.45 |          | 1.47 |           | 1.47 | ns    |
| t <sub>ENLZ</sub>              | Enable to Pad Delay through the Output Buffer—Low to Z                    |          | 2.55 |          | 2.90 |           | 3.41 | ns    |
| t <sub>ENHZ</sub>              | Enable to Pad Delay through the Output Buffer—High to Z                   |          | 3.52 |          | 4.01 |           | 4.72 | ns    |
| t <sub>IOCLKQ</sub>            | Sequential Clock-to-Q for the I/O Input Register                          |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>IOCLKY</sub>            | Clock-to-output Y for the I/O Output Register and the I/O Enable Register |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>SUD</sub>               | Data Input Set-Up                                                         |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>SUE</sub>               | Enable Input Set-Up                                                       |          | 0.26 |          | 0.30 |           | 0.35 | ns    |
| t <sub>HD</sub>                | Data Input Hold                                                           |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>HE</sub>                | Enable Input Hold                                                         |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CPWHL</sub>             | Clock Pulse Width High to Low                                             | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>CPWLH</sub>             | Clock Pulse Width Low to High                                             | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>WASYN</sub>             | Asynchronous Pulse Width                                                  | 0.37     |      | 0.37     |      | 0.37      |      | ns    |
| t <sub>REASYN</sub>            | Asynchronous Recovery Time                                                |          | 0.13 |          | 0.15 |           | 0.17 | ns    |
| t <sub>HASYN</sub>             | Asynchronous Removal Time                                                 |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CLR</sub>               | Asynchronous Clear-to-Q                                                   |          | 0.23 |          | 0.27 |           | 0.31 |       |
| t <sub>PRESET</sub>            | Asynchronous Preset-to-Q                                                  |          | 0.23 |          | 0.27 |           | 0.31 | ns    |

## Voltage-Referenced I/O Standards


### GTL+

Gunning Transceiver Logic Plus is a high-speed bus standard (JESD8-3). It requires a differential amplifier input buffer and an Open Drain output buffer. The VCCI pin should be connected to 2.5 V or 3.3 V. Note that 2.5 V GTL+ is not supported across the full military temperature range.

**Table 2-37 • DC Input and Output Levels**

| VIL     |            | VIH        |         | VOL     | VOH     | IOL | IOH |
|---------|------------|------------|---------|---------|---------|-----|-----|
| Min., V | Max., V    | Min., V    | Max., V | Max., V | Min., V | mA  | mA  |
| N/A     | VREF – 0.1 | VREF + 0.1 | N/A     | 0.6     | NA      | NA  | NA  |

### AC Loadings



**Figure 2-19 • AC Test Loads**

**Table 2-38 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ) (V) | C <sub>load</sub> (pF) |
|---------------|----------------|----------------------|----------------|------------------------|
| VREF – 0.2    | VREF + 0.2     | VREF                 | 1.0            | 10                     |

Note: \* Measuring Point = VTRIP

### Timing Characteristics

**Table 2-39 • 2.5 V GTL+ I/O Module**

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 2.3 V, T<sub>j</sub> = 70°C

|                              |                                                                    | –2 Speed |      | –1 Speed |      | Std Speed |      |       |
|------------------------------|--------------------------------------------------------------------|----------|------|----------|------|-----------|------|-------|
| Parameter                    | Description                                                        | Min.     | Max. | Min.     | Max. | Min.      | Max. | Units |
| 2.5 V GTL+ I/O Module Timing |                                                                    |          |      |          |      |           |      |       |
| t <sub>DP</sub>              | Input Buffer                                                       |          | 1.71 |          | 1.95 |           | 2.29 | ns    |
| t <sub>PY</sub>              | Output Buffer                                                      |          | 1.13 |          | 1.29 |           | 1.52 | ns    |
| t <sub>ICKLKQ</sub>          | Clock-to-Q for the I/O input register                              |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>OCLKQ</sub>           | Clock-to-Q for the I/O output register and the I/O enable register |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>SUD</sub>             | Data Input Set-Up                                                  |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>SUE</sub>             | Enable Input Set-Up                                                |          | 0.26 |          | 0.30 |           | 0.35 | ns    |
| t <sub>HD</sub>              | Data Input Hold                                                    |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>HE</sub>              | Enable Input Hold                                                  |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CPWHL</sub>           | Clock Pulse Width High to Low                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>CPWLH</sub>           | Clock Pulse Width Low to High                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>WASYN</sub>           | Asynchronous Pulse Width                                           | 0.37     |      | 0.37     |      | 0.37      |      | ns    |
| t <sub>REASYN</sub>          | Asynchronous Recovery Time                                         |          | 0.13 |          | 0.15 |           | 0.17 | ns    |
| t <sub>HASYN</sub>           | Asynchronous Removal Time                                          |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CLR</sub>             | Asynchronous Clear-to-Q                                            |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>PRESET</sub>          | Asynchronous Preset-to-Q                                           |          | 0.23 |          | 0.27 |           | 0.31 | ns    |

## SSTL3


Stub Series Terminated Logic for 3.3 V is a general-purpose 3.3 V memory bus standard (JESD8-8). The Axcelerator devices support both classes of this standard. This requires a differential amplifier input buffer and a push-pull output buffer.

### Class I

**Table 2-50 • DC Input and Output Levels**

| VIL     |            | VIH        |         | VOL        | VOH        | IOL | IOH |
|---------|------------|------------|---------|------------|------------|-----|-----|
| Min., V | Max., V    | Min., V    | Max., V | Max., V    | Min., V    | mA  | mA  |
| -0.3    | VREF – 0.2 | VREF + 0.2 | 3.6     | VREF – 0.6 | VREF + 0.6 | 8   | –8  |

### AC Loadings



**Figure 2-23 • AC Test Loads**

**Table 2-51 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ) (V) | C <sub>load</sub> (pF) |
|---------------|----------------|----------------------|----------------|------------------------|
| VREF – 1.0    | VREF + 1.0     | VREF                 | 1.50           | 30                     |

Note: \*Measuring Point = VTRIP

### Timing Characteristics

**Table 2-52 • 3.3 V SSTL3 Class I I/O Module**

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T<sub>J</sub> = 70°C

|                                       |                                                                    | –2 Speed |      | –1 Speed |      | Std Speed |      |       |
|---------------------------------------|--------------------------------------------------------------------|----------|------|----------|------|-----------|------|-------|
| Parameter                             | Description                                                        | Min.     | Max. | Min.     | Max. | Min.      | Max. | Units |
| 3.3 V SSTL3 Class I I/O Module Timing |                                                                    |          |      |          |      |           |      |       |
| t <sub>DP</sub>                       | Input Buffer                                                       |          | 1.78 |          | 2.03 |           | 2.39 | ns    |
| t <sub>PY</sub>                       | Output Buffer                                                      |          | 2.17 |          | 2.47 |           | 2.91 | ns    |
| t <sub>ICKLQ</sub>                    | Clock-to-Q for the I/O input register                              |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>OCLKQ</sub>                    | Clock-to-Q for the I/O output register and the I/O enable register |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>SUD</sub>                      | Data Input Set-Up                                                  |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>SUE</sub>                      | Enable Input Set-Up                                                |          | 0.26 |          | 0.30 |           | 0.35 | ns    |
| t <sub>HD</sub>                       | Data Input Hold                                                    |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>HE</sub>                       | Enable Input Hold                                                  |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CPWHL</sub>                    | Clock Pulse Width High to Low                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>CPWLH</sub>                    | Clock Pulse Width Low to High                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>WASYN</sub>                    | Asynchronous Pulse Width                                           | 0.37     |      | 0.37     |      | 0.37      |      | ns    |
| t <sub>REASYN</sub>                   | Asynchronous Recovery Time                                         |          | 0.13 |          | 0.15 |           | 0.17 | ns    |
| t <sub>HASYN</sub>                    | Asynchronous Removal Time                                          |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CLR</sub>                      | Asynchronous Clear-to-Q                                            |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>PRESET</sub>                   | Asynchronous Preset-to-Q                                           |          | 0.23 |          | 0.27 |           | 0.31 | ns    |

### **Vertical and Horizontal Routing**

Vertical and Horizontal Tracks provide both local and long distance routing (Figure 2-37 on page 2-62). These tracks are composed of both short-distance, segmented routing and across-chip routing tracks (segmented at core tile boundaries). The short-distance, segmented routing resources can be concatenated through antifuse connections to build longer routing tracks.

These short-distance routing tracks can be used within and between SuperClusters or between modules of non-adjacent SuperClusters. They can be connected to the Output Tracks and to any logic module input (R-cell, C-cell, Buffer, and TX module).

The across-chip horizontal and vertical routing provides long-distance routing resources. These resources interface with the rest of the routing structures through the RX and TX modules (Figure 2-37). The RX module is used to drive signals from the across-chip horizontal and vertical routing to the Output Tracks within the SuperCluster. The TX module is used to drive vertical and horizontal across-chip routing from either short-distance horizontal tracks or from Output Tracks. The TX module can also be used to drive signals from vertical across-chip tracks to horizontal across-chip tracks and vice versa.

---

---

**Figure 2-36 • FastConnect Routing**

---

---

**Figure 2-37 • Horizontal and Vertical Tracks**

---

The ClockTileDist Cluster contains an HCLKMux (HM) module for each of the four HCLK trees and a CLKMux (CM) module for each of the CLK trees. The HCLK branches then propagate horizontally through the middle of the core tile to HCLKColDist (HD) modules in every SuperCluster column. The CLK branches propagate vertically through the center of the core tile to CLKRowDist (RD) modules in every SuperCluster row. Together, the HCLK and CLK branches provide for a low-skew global fanout within the core tile (Figure 2-40 and Figure 2-41).

---

---

**Figure 2-40 • CTD, CD, and HD Module Layout**


---

---


**Figure 2-41 • HCLK and CLK Distribution within a Core Tile**

---


## Timing Characteristics



**Figure 2-58 • SRAM Model**



**Figure 2-59 • RAM Write Timing Waveforms**



**Figure 2-60 • RAM Read Timing Waveforms**





| FG256            |            | FG256          |            | FG256           |            |
|------------------|------------|----------------|------------|-----------------|------------|
| AX250 Function   | Pin Number | AX250 Function | Pin Number | AX250 Function  | Pin Number |
| <b>Bank 0</b>    |            | IO32NB2F2      | C16        | IO61PB3F3       | L14        |
| IO01NB0F0        | B4         | IO32PB2F2      | B16        | <b>Bank 4</b>   |            |
| IO01PB0F0        | B3         | IO33NB2F2      | F15        | IO62NB4F4       | N12        |
| IO03NB0F0        | A4         | IO33PB2F2      | E15        | IO62PB4F4       | N13        |
| IO03PB0F0        | A3         | IO35NB2F2      | H13        | IO63NB4F4       | T14        |
| IO05NB0F0        | B6         | IO35PB2F2      | G13        | IO63PB4F4       | R14        |
| IO05PB0F0        | B5         | IO36NB2F2      | E16        | IO66PB4F4       | T15        |
| IO07NB0F0        | A6         | IO36PB2F2      | D16        | IO67NB4F4       | R12        |
| IO07PB0F0        | A5         | IO38NB2F2      | H15        | IO67PB4F4       | R13        |
| IO12NB0F0/HCLKAN | B8         | IO38PB2F2      | G15        | IO69NB4F4       | P11        |
| IO12PB0F0/HCLKAP | B7         | IO39NB2F2      | H14        | IO69PB4F4       | P12        |
| IO13NB0F0/HCLKBN | A9         | IO39PB2F2      | G14        | IO70PB4F4       | T11        |
| IO13PB0F0/HCLKBP | A8         | IO40NB2F2      | G16        | IO73NB4F4       | T12        |
| <b>Bank 1</b>    |            | IO40PB2F2      | F16        | IO73PB4F4       | T13        |
| IO14NB1F1/HCLKCN | C10        | IO43NB2F2      | K15        | IO74NB4F4/CLKEN | R9         |
| IO14PB1F1/HCLKCP | C9         | IO43PB2F2      | K16        | IO74PB4F4/CLKEP | R10        |
| IO15NB1F1/HCLKDN | B11        | IO44NB2F2      | J16        | IO75NB4F4/CLKFN | T8         |
| IO15PB1F1/HCLKDP | B10        | IO44PB2F2      | H16        | IO75PB4F4/CLKFP | T9         |
| IO17NB1F1        | A13        | <b>Bank 3</b>  |            | <b>Bank 5</b>   |            |
| IO17PB1F1        | A12        | IO45NB3F3      | K13        | IO76NB5F5/CLKGN | P7         |
| IO19NB1F1        | B13        | IO45PB3F3      | J13        | IO76PB5F5/CLKGP | P8         |
| IO19PB1F1        | B12        | IO46NB3F3      | K14        | IO77NB5F5/CLKHN | R6         |
| IO21NB1F1        | C12        | IO46PB3F3      | J14        | IO77PB5F5/CLKHP | R7         |
| IO21PB1F1        | C11        | IO52NB3F3      | L15        | IO79NB5F5       | T5         |
| IO23NB1F1        | A15        | IO52PB3F3      | L16        | IO79PB5F5       | T6         |
| IO23PB1F1        | B14        | IO54NB3F3      | P16        | IO81NB5F5       | P5         |
| IO26NB1F1        | C15        | IO54PB3F3      | N16        | IO81PB5F5       | P6         |
| IO26PB1F1        | C14        | IO55PB3F3      | M16        | IO83NB5F5       | T3         |
| IO27NB1F1        | D13        | IO56NB3F3      | P15        | IO83PB5F5       | T4         |
| IO27PB1F1        | D12        | IO56PB3F3      | R16        | IO85NB5F5       | R3         |
| <b>Bank 2</b>    |            | IO58NB3F3      | N15        | IO85PB5F5       | R4         |
| IO29NB2F2        | F13        | IO58PB3F3      | M15        | IO88NB5F5       | R1         |
| IO29PB2F2        | E13        | IO59NB3F3      | M13        | IO88PB5F5       | T2         |
| IO30NB2F2        | F14        | IO59PB3F3      | L13        | IO89NB5F5       | N4         |
| IO30PB2F2        | E14        | IO61NB3F3      | M14        | IO89PB5F5       | N5         |

| FG676             |            |
|-------------------|------------|
| AX500 Function    | Pin Number |
| IO102PB4F9        | AB15       |
| IO103NB4F9/CLKEN  | AE16       |
| IO103PB4F9/CLKEP  | AF16       |
| IO104NB4F9/CLKFN  | AE14       |
| IO104PB4F9/CLKFP  | AE15       |
| <b>Bank 5</b>     |            |
| IO105NB5F10/CLKGN | AE12       |
| IO105PB5F10/CLKGP | AE13       |
| IO106NB5F10/CLKHN | AE11       |
| IO106PB5F10/CLKHP | AF11       |
| IO107NB5F10       | Y12        |
| IO107PB5F10       | AA13       |
| IO108NB5F10       | AC12       |
| IO108PB5F10       | AB12       |
| IO109NB5F10       | AC10       |
| IO109PB5F10       | AC11       |
| IO110NB5F10       | AF9        |
| IO110PB5F10       | AF10       |
| IO111NB5F10       | Y11        |
| IO111PB5F10       | AA12       |
| IO112NB5F10       | AE9        |
| IO112PB5F10       | AE10       |
| IO113NB5F10       | AC9        |
| IO113PB5F10       | AD9        |
| IO114NB5F11       | AF6        |
| IO114PB5F11       | AF7        |
| IO115NB5F11       | AA10       |
| IO115PB5F11       | AB10       |
| IO116NB5F11       | AE7        |
| IO116PB5F11       | AE8        |
| IO117NB5F11       | AD7        |
| IO117PB5F11       | AD8        |
| IO118NB5F11       | AC7        |
| IO118PB5F11       | AC8        |
| IO119NB5F11       | AD6        |

| FG676          |            |
|----------------|------------|
| AX500 Function | Pin Number |
| IO119PB5F11    | AE6        |
| IO120NB5F11    | AE5        |
| IO120PB5F11    | AF5        |
| IO121NB5F11    | AF4        |
| IO121PB5F11    | AE4        |
| IO122NB5F11    | AC5        |
| IO122PB5F11    | AC6        |
| IO123NB5F11    | AD4        |
| IO123PB5F11    | AD5        |
| IO124NB5F11    | AB6        |
| IO124PB5F11    | AB7        |
| IO125NB5F11    | AE3        |
| IO125PB5F11    | AF3        |
| <b>Bank 6</b>  |            |
| IO126NB6F12    | AB3        |
| IO126PB6F12    | AC3        |
| IO127NB6F12    | AA2        |
| IO127PB6F12    | AB2        |
| IO128NB6F12    | AC2        |
| IO128PB6F12    | AD2        |
| IO129NB6F12    | Y1         |
| IO129PB6F12    | AA1        |
| IO130NB6F12    | Y3         |
| IO130PB6F12    | AA3        |
| IO131NB6F12    | U6         |
| IO131PB6F12    | V6         |
| IO132NB6F12    | W2         |
| IO132PB6F12    | Y2         |
| IO133NB6F12    | V4         |
| IO133PB6F12    | W4         |
| IO134NB6F12    | V3         |
| IO134PB6F12    | W3         |
| IO135NB6F12    | V1         |
| IO135PB6F12    | V2         |
| IO136NB6F13    | U4         |

| FG676          |            |
|----------------|------------|
| AX500 Function | Pin Number |
| IO136PB6F13    | U5         |
| IO137NB6F13    | T6         |
| IO137PB6F13    | T7         |
| IO138NB6F13    | T5         |
| IO138PB6F13    | T4         |
| IO139NB6F13    | R6         |
| IO139PB6F13    | R7         |
| IO140NB6F13    | T3         |
| IO140PB6F13    | U3         |
| IO141NB6F13    | U1         |
| IO141PB6F13    | U2         |
| IO142NB6F13    | R2         |
| IO142PB6F13    | T2         |
| IO143NB6F13    | P3         |
| IO143PB6F13    | R3         |
| IO144NB6F13    | P5         |
| IO144PB6F13    | P4         |
| IO145NB6F13    | P6         |
| IO145PB6F13    | P7         |
| IO146NB6F13    | R1         |
| IO146PB6F13    | T1         |
| <b>Bank 7</b>  |            |
| IO147NB7F14    | N6         |
| IO147PB7F14    | N7         |
| IO148NB7F14    | N5         |
| IO148PB7F14    | N4         |
| IO149NB7F14    | N2         |
| IO149PB7F14    | N3         |
| IO150NB7F14    | L1         |
| IO150PB7F14    | M1         |
| IO151NB7F14    | M2         |
| IO151PB7F14    | M3         |
| IO152NB7F14    | M5         |
| IO152PB7F14    | M4         |
| IO153NB7F14    | M7         |

| FG676           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| IO197PB6F18     | Y6         |
| IO198NB6F18     | AD1        |
| IO198PB6F18     | AE1        |
| IO199NB6F18     | AA2        |
| IO199PB6F18     | AB2        |
| IO200NB6F18     | Y3         |
| IO200PB6F18     | AA3        |
| IO201NB6F18     | V5         |
| IO201PB6F18     | W5         |
| IO202NB6F18     | AB1        |
| IO202PB6F18     | AC1        |
| IO203NB6F19     | V4         |
| IO203PB6F19     | W4         |
| IO204NB6F19     | V3         |
| IO204PB6F19     | W3         |
| IO205NB6F19     | U6         |
| IO205PB6F19     | V6         |
| IO206NB6F19     | W2         |
| IO206PB6F19     | Y2         |
| IO207NB6F19     | U4         |
| IO207PB6F19     | U5         |
| IO208NB6F19     | Y1         |
| IO208PB6F19     | AA1        |
| IO209NB6F19     | T6         |
| IO209PB6F19     | T7         |
| IO211NB6F19     | T3         |
| IO211PB6F19     | U3         |
| IO212NB6F19     | V1         |
| IO212PB6F19     | V2         |
| IO213NB6F19     | T5         |
| IO213PB6F19     | T4         |
| IO214NB6F20     | U1         |
| IO214PB6F20     | U2         |
| IO215NB6F20     | R6         |
| IO215PB6F20     | R7         |
| IO217NB6F20     | R5         |

| FG676           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| IO217PB6F20     | R4         |
| IO218NB6F20     | R2         |
| IO218PB6F20     | T2         |
| IO219NB6F20     | P3         |
| IO219PB6F20     | R3         |
| IO220NB6F20     | R1         |
| IO220PB6F20     | T1         |
| IO221NB6F20     | P6         |
| IO221PB6F20     | P7         |
| IO223NB6F20     | P5         |
| IO223PB6F20     | P4         |
| Bank 7          |            |
| IO225NB7F21     | N5         |
| IO225PB7F21     | N4         |
| IO226NB7F21     | N2         |
| IO226PB7F21     | N3         |
| IO227NB7F21     | N6         |
| IO227PB7F21     | N7         |
| IO229NB7F21     | M7         |
| IO229PB7F21     | M6         |
| IO231NB7F21     | M5         |
| IO231PB7F21     | M4         |
| IO232NB7F21     | L1         |
| IO232PB7F21     | M1         |
| IO233NB7F21     | M2         |
| IO233PB7F21     | M3         |
| IO235NB7F21     | K2         |
| IO235PB7F21     | L2         |
| IO236NB7F22     | L5         |
| IO236PB7F22     | L4         |
| IO237NB7F22     | L6         |
| IO237PB7F22     | L7         |
| IO238NB7F22     | K3         |
| IO238PB7F22     | L3         |
| IO240NB7F22     | J1         |
| IO240PB7F22     | K1         |

| FG676           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| IO241NB7F22     | K6         |
| IO241PB7F22     | K5         |
| IO242NB7F22     | H2         |
| IO242PB7F22     | J2         |
| IO243NB7F22     | J4         |
| IO243PB7F22     | K4         |
| IO244NB7F22     | H3         |
| IO244PB7F22     | J3         |
| IO245NB7F22     | G2         |
| IO245PB7F22     | G1         |
| IO247NB7F23     | J6         |
| IO247PB7F23     | J5         |
| IO248NB7F23     | E1         |
| IO248PB7F23     | F1         |
| IO249NB7F23     | E2         |
| IO249PB7F23     | F2         |
| IO250NB7F23     | G4         |
| IO250PB7F23     | H4         |
| IO251NB7F23     | F3         |
| IO251PB7F23     | G3         |
| IO253NB7F23     | H6         |
| IO253PB7F23     | H5         |
| IO254NB7F23     | D2         |
| IO254PB7F23     | D1         |
| IO255NB7F23     | E4         |
| IO255PB7F23     | F4         |
| IO256NB7F23     | D3         |
| IO256PB7F23     | E3         |
| IO257NB7F23     | F5         |
| IO257PB7F23     | G5         |
| Dedicated I/O   |            |
| GND             | A1         |
| GND             | A13        |
| GND             | A14        |
| GND             | A19        |
| GND             | A26        |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO124NB2F11     | P29        |
| IO124PB2F11     | P30        |
| IO125NB2F11     | R22        |
| IO125PB2F11     | R23        |
| IO127NB2F11     | R24        |
| IO127PB2F11     | R25        |
| IO128NB2F11     | R29        |
| IO128PB2F11     | R30        |
| <b>Bank 3</b>   |            |
| IO129NB3F12     | T27        |
| IO129PB3F12     | R27        |
| IO130NB3F12     | T29        |
| IO130PB3F12     | T30        |
| IO131NB3F12     | T22        |
| IO131PB3F12     | T23        |
| IO132NB3F12     | U26        |
| IO132PB3F12     | T26        |
| IO133NB3F12     | U24        |
| IO133PB3F12     | T24        |
| IO135NB3F12     | U23        |
| IO135PB3F12     | U22        |
| IO136NB3F12     | U29        |
| IO136PB3F12     | U30        |
| IO137NB3F12     | V28        |
| IO137PB3F12     | U28        |
| IO138NB3F12     | V27        |
| IO138PB3F12     | U27        |
| IO139NB3F13     | V25        |
| IO139PB3F13     | U25        |
| IO141NB3F13     | V23        |
| IO141PB3F13     | V22        |
| IO142NB3F13     | W29        |
| IO142PB3F13     | V29        |
| IO143NB3F13     | W26        |
| IO143PB3F13     | V26        |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO145NB3F13     | W24        |
| IO145PB3F13     | V24        |
| IO146NB3F13     | W27        |
| IO146PB3F13     | W28        |
| IO147NB3F13     | Y28        |
| IO147PB3F13     | Y27        |
| IO148NB3F13     | Y30        |
| IO148PB3F13     | W30        |
| IO149NB3F13     | Y25        |
| IO149PB3F13     | W25        |
| IO150NB3F14     | AA29       |
| IO150PB3F14     | Y29        |
| IO151NB3F14     | AC29       |
| IO152NB3F14     | AA26       |
| IO152PB3F14     | Y26        |
| IO153NB3F14     | Y23        |
| IO153PB3F14     | W23        |
| IO154NB3F14     | AB30       |
| IO154PB3F14     | AA30       |
| IO155NB3F14     | AB27       |
| IO155PB3F14     | AA27       |
| IO156NB3F14     | AC28       |
| IO156PB3F14     | AB28       |
| IO157NB3F14     | AA24       |
| IO157PB3F14     | Y24        |
| IO158NB3F14     | AF29       |
| IO158PB3F14     | AF30       |
| IO159NB3F14     | AB25       |
| IO159PB3F14     | AA25       |
| IO160NB3F14     | AE30       |
| IO160PB3F14     | AD30       |
| IO161NB3F15     | AE29       |
| IO161PB3F15     | AD29       |
| IO162NB3F15     | AD27       |
| IO162PB3F15     | AC27       |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO163NB3F15     | AC26       |
| IO163PB3F15     | AB26       |
| IO164NB3F15     | AE28       |
| IO164PB3F15     | AD28       |
| IO165NB3F15     | AC24       |
| IO165PB3F15     | AB24       |
| IO166NB3F15     | AG28       |
| IO166PB3F15     | AF28       |
| IO167NB3F15     | AE26       |
| IO167PB3F15     | AD26       |
| IO168NB3F15     | AD25       |
| IO168PB3F15     | AC25       |
| IO169NB3F15     | AF27       |
| IO169PB3F15     | AE27       |
| IO170NB3F15     | AB23       |
| IO170PB3F15     | AA23       |
| <b>Bank 4</b>   |            |
| IO171NB4F16     | AG29       |
| IO171PB4F16     | AG30       |
| IO172NB4F16     | AF24       |
| IO172PB4F16     | AF25       |
| IO173NB4F16     | AG25       |
| IO173PB4F16     | AG26       |
| IO174NB4F16     | AJ25       |
| IO174PB4F16     | AJ26       |
| IO175NB4F16     | AK26       |
| IO175PB4F16     | AK27       |
| IO176NB4F16     | AE23       |
| IO176PB4F16     | AE24       |
| IO177NB4F16     | AH24       |
| IO177PB4F16     | AH25       |
| IO178NB4F16     | AD23       |
| IO178PB4F16     | AC23       |
| IO179PB4F16     | AJ27       |
| IO180NB4F16     | AG23       |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO245PB5F23     | AG8        |
| IO246NB5F23     | AD8        |
| IO246PB5F23     | AD9        |
| IO247NB5F23     | AG7        |
| IO247PB5F23     | AH7        |
| IO248NB5F23     | AK5        |
| IO249NB5F23     | AJ5        |
| IO249PB5F23     | AJ6        |
| IO250NB5F23     | AC8        |
| IO250PB5F23     | AC9        |
| IO251NB5F23     | AH6        |
| IO251PB5F23     | AG6        |
| IO252NB5F23     | AF6        |
| IO252PB5F23     | AF7        |
| IO253NB5F23     | AG2        |
| IO253PB5F23     | AG1        |
| IO254NB5F23     | AE7        |
| IO254PB5F23     | AE8        |
| IO255NB5F23     | AG5        |
| IO255PB5F23     | AH5        |
| IO256NB5F23     | AJ4        |
| IO256PB5F23     | AK4        |
| <b>Bank 6</b>   |            |
| IO257NB6F24     | AE4        |
| IO257PB6F24     | AF4        |
| IO258NB6F24     | AB7        |
| IO258PB6F24     | AC7        |
| IO259NB6F24     | AD5        |
| IO259PB6F24     | AE5        |
| IO260NB6F24     | AF1        |
| IO260PB6F24     | AF2        |
| IO261NB6F24     | AF3        |
| IO261PB6F24     | AG3        |
| IO262NB6F24     | AC4        |
| IO262PB6F24     | AD4        |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO263NB6F24     | AD3        |
| IO263PB6F24     | AE3        |
| IO264NB6F24     | AB6        |
| IO264PB6F24     | AC6        |
| IO265NB6F24     | AD1        |
| IO265PB6F24     | AE1        |
| IO266NB6F24     | AA8        |
| IO266PB6F24     | AB8        |
| IO267NB6F25     | AB5        |
| IO267PB6F25     | AC5        |
| IO268NB6F25     | AB3        |
| IO268PB6F25     | AC3        |
| IO269NB6F25     | AC2        |
| IO269PB6F25     | AD2        |
| IO270NB6F25     | Y7         |
| IO270PB6F25     | AA7        |
| IO271NB6F25     | AA4        |
| IO271PB6F25     | AB4        |
| IO272NB6F25     | Y6         |
| IO272PB6F25     | AA6        |
| IO273NB6F25     | AB1*       |
| IO273PB6F25     | AE2*       |
| IO274NB6F25     | W8         |
| IO274PB6F25     | Y8         |
| IO275NB6F25     | Y5         |
| IO275PB6F25     | AA5        |
| IO277NB6F25     | AA2        |
| IO277PB6F25     | AA1        |
| IO278NB6F26     | W6         |
| IO278PB6F26     | W7         |
| IO279NB6F26     | Y3         |
| IO279PB6F26     | Y4         |
| IO280NB6F26     | V8         |
| IO280PB6F26     | V9         |
| IO281NB6F26     | Y1         |

| FG896           |            |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO281PB6F26     | Y2         |
| IO282NB6F26     | V5         |
| IO282PB6F26     | W5         |
| IO284NB6F26     | V7         |
| IO284PB6F26     | V6         |
| IO285NB6F26     | W3         |
| IO285PB6F26     | W4         |
| IO286NB6F26     | U8         |
| IO286PB6F26     | U9         |
| IO287NB6F26     | W1         |
| IO287PB6F26     | W2         |
| IO288NB6F26     | U7         |
| IO288PB6F26     | U6         |
| IO290NB6F27     | U4         |
| IO290PB6F27     | V4         |
| IO291NB6F27     | U3         |
| IO291PB6F27     | V3         |
| IO292NB6F27     | T5         |
| IO292PB6F27     | U5         |
| IO293NB6F27     | U2         |
| IO293PB6F27     | V2         |
| IO294NB6F27     | T8         |
| IO294PB6F27     | T9         |
| IO296NB6F27     | T1         |
| IO296PB6F27     | U1         |
| IO298NB6F27     | T7         |
| IO298PB6F27     | T6         |
| IO299NB6F27     | R2         |
| IO299PB6F27     | T2         |
| <b>Bank 7</b>   |            |
| IO300NB7F28     | R8         |
| IO300PB7F28     | R9         |
| IO302NB7F28     | R4         |
| IO302PB7F28     | R5         |
| IO303NB7F28     | P1         |

| FG1152          |            | FG1152          |            | FG1152          |            |
|-----------------|------------|-----------------|------------|-----------------|------------|
| AX2000 Function | Pin Number | AX2000 Function | Pin Number | AX2000 Function | Pin Number |
| GND             | N1         | GND             | U19        | NC              | A26        |
| GND             | N13        | GND             | U20        | NC              | AB2        |
| GND             | N22        | GND             | U21        | NC              | AB33       |
| GND             | N34        | GND             | U30        | NC              | AC34       |
| GND             | P14        | GND             | U5         | NC              | AD3        |
| GND             | P15        | GND             | V14        | NC              | AD34       |
| GND             | P16        | GND             | V15        | NC              | AE31       |
| GND             | P17        | GND             | V16        | NC              | AE33       |
| GND             | P18        | GND             | V17        | NC              | AE34       |
| GND             | P19        | GND             | V18        | NC              | AF1        |
| GND             | P20        | GND             | V19        | NC              | AF34       |
| GND             | P21        | GND             | V20        | NC              | AG2        |
| GND             | R14        | GND             | V21        | NC              | AG4        |
| GND             | R15        | GND             | V30        | NC              | AH1        |
| GND             | R16        | GND             | V5         | NC              | AH2        |
| GND             | R17        | GND             | W14        | NC              | AH31       |
| GND             | R18        | GND             | W15        | NC              | AH32       |
| GND             | R19        | GND             | W16        | NC              | AH34       |
| GND             | R20        | GND             | W17        | NC              | AJ1        |
| GND             | R21        | GND             | W18        | NC              | AJ2        |
| GND             | R3         | GND             | W19        | NC              | AJ3        |
| GND             | R32        | GND             | W20        | NC              | AJ31       |
| GND             | T14        | GND             | W21        | NC              | AJ32       |
| GND             | T15        | GND             | Y14        | NC              | AJ33       |
| GND             | T16        | GND             | Y15        | NC              | AJ34       |
| GND             | T17        | GND             | Y16        | NC              | AJ4        |
| GND             | T18        | GND             | Y17        | NC              | AL29       |
| GND             | T19        | GND             | Y18        | NC              | AM19       |
| GND             | T20        | GND             | Y19        | NC              | AM7        |
| GND             | T21        | GND             | Y20        | NC              | AN13       |
| GND             | U14        | GND             | Y21        | NC              | AN17       |
| GND             | U15        | GND             | Y3         | NC              | AN25       |
| GND             | U16        | GND             | Y32        | NC              | AN27       |
| GND             | U17        | GND/LP          | G6         | NC              | AN8        |
| GND             | U18        | NC              | A17        | NC              | AP17       |

| CG624           |            | CG624            |            | CG624           |            |
|-----------------|------------|------------------|------------|-----------------|------------|
| AX1000 Function | Pin Number | AX1000 Function  | Pin Number | AX1000 Function | Pin Number |
| <b>Bank 0</b>   |            |                  |            |                 |            |
| IO00NB0F0       | F8         | IO23NB0F2        | E11        | IO42NB1F4       | G21        |
| IO00PB0F0       | F7         | IO23PB0F2        | F11        | IO42PB1F4       | G20        |
| IO02NB0F0       | G7         | IO24NB0F2        | D7         | IO43NB1F4       | A16        |
| IO02PB0F0       | G6         | IO24PB0F2        | E7         | IO43PB1F4       | A15        |
| IO04NB0F0       | E9         | IO25PB0F2        | B12        | IO44NB1F4       | A20        |
| IO04PB0F0       | D8         | IO26NB0F2        | H11        | IO44PB1F4       | A19        |
| IO06NB0F0       | G9         | IO26PB0F2        | G11        | IO45NB1F4       | B17        |
| IO06PB0F0       | G8         | IO27NB0F2        | C11        | IO45PB1F4       | B16        |
| IO07PB0F0       | B6         | IO27PB0F2        | B8         | IO46NB1F4       | G17        |
| IO08NB0F0       | F10        | IO28NB0F2        | J13        | IO46PB1F4       | H17        |
| IO08PB0F0       | F9         | IO28PB0F2        | K13        | IO47NB1F4       | A17        |
| IO09PB0F0       | C7         | IO29NB0F2        | J8         | IO48NB1F4       | C19        |
| IO10NB0F0       | H8         | IO29PB0F2        | J7         | IO48PB1F4       | C18        |
| IO10PB0F0       | H7         | IO30NB0F2/HCLKAN | G13        | IO49NB1F4       | B20        |
| IO11NB0F0       | D10        | IO30PB0F2/HCLKAP | G12        | IO49PB1F4       | B19        |
| IO11PB0F0       | D9         | IO31NB0F2/HCLKBN | C13        | IO50NB1F4       | H20        |
| IO12NB0F1       | B5         | IO31PB0F2/HCLKBP | C12        | IO50PB1F4       | H19        |
| IO12PB0F1       | B4         | <b>Bank 1</b>    |            | IO51NB1F4       | A22        |
| IO13NB0F1       | A7         | IO32NB1F3/HCLKCN | G15        | IO51PB1F4       | A21        |
| IO13PB0F1       | A6         | IO32PB1F3/HCLKCP | G14        | IO52NB1F4       | C21        |
| IO14NB0F1       | C9         | IO33NB1F3/HCLKDN | B14        | IO52PB1F4       | C20        |
| IO14PB0F1       | C8         | IO33PB1F3/HCLKDP | B13        | IO53NB1F4       | B22        |
| IO15PB0F1       | B7         | IO34NB1F3        | G16        | IO53PB1F4       | B21        |
| IO16NB0F1       | A5         | IO34PB1F3        | H16        | IO54NB1F5       | J18        |
| IO16PB0F1       | A4         | IO35NB1F3        | C17        | IO54PB1F5       | J19        |
| IO17NB0F1       | A9         | IO35PB1F3        | B18        | IO55NB1F5       | D18        |
| IO17PB0F1       | B9         | IO36NB1F3        | H18        | IO55PB1F5       | D17        |
| IO18NB0F1       | D12        | IO36PB1F3        | H15        | IO56NB1F5       | F20        |
| IO18PB0F1       | D11        | IO37NB1F3        | H13        | IO56PB1F5       | F19        |
| IO20NB0F1       | B11        | IO38NB1F3        | E15        | IO58NB1F5       | E17        |
| IO20PB0F1       | B10        | IO38PB1F3        | F15        | IO58PB1F5       | F17        |
| IO21NB0F1       | A11        | IO39NB1F3        | D14        | IO60NB1F5       | D20        |
| IO21PB0F1       | A10        | IO39PB1F3        | C14        | IO60PB1F5       | D19        |
| IO22NB0F2       | H10        | IO40NB1F3        | D16        | IO62NB1F5       | E18        |
| IO22PB0F2       | H9         | IO40PB1F3        | D15        | IO62PB1F5       | F18        |
|                 |            | IO41NB1F4        | F16        | IO63NB1F5       | G19        |

## 4 – Datasheet Information

### List of Changes

The following table lists critical changes that were made in the current version of the document.

| Revision                        | Changes                                                                                                                                                                                                                                                                            | Page          |
|---------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|
| Revision 18<br>(March 2012)     | Table 2-1 • Absolute Maximum Ratings was updated to correct the maximum DC core supply voltage (VCCA) from 1.6 V to 1.7 V (SAR 36786). The maximum input voltage (VI) was corrected from 3.75 V to 4.1 V (SAR 35419).                                                              | 2-1           |
|                                 | Values for tristate leakage current IOZ, and IIH and IIL were added to Table 2-3 • Standby Current (SARs 35774, 32021).                                                                                                                                                            | 2-2           |
|                                 | Figure 2-2 • VCCPLX and VCOMPLX Power Supply Connect was updated to correct the units for the resistance from "W" to $\Omega$ (SAR 36415).                                                                                                                                         | 2-9           |
|                                 | In the Introduction to the "User I/Os" section, the following sentence was added to clarify the slew rate setting (SAR 34943):<br>The slew rate setting is effective for both rising and falling edges.                                                                            | 2-11          |
|                                 | Figure 2-3 • Use of an External Resistor for 5 V Tolerance was revised to show the VCCI and GND clamp diodes. The explanatory text above the figure was revised as well (SAR 34942).                                                                                               | 2-13          |
|                                 | EQ 3 for 5 V tolerance was corrected to change Vdiode from 0.6 V to 0.7 V (SAR 36786).                                                                                                                                                                                             | 2-13          |
|                                 | Additional information was added to the "Using the Weak Pull-Up and Pull-Down Circuits" section to clarify how the weak pull-up and pull-down resistors are physically implemented (SAR 34945).                                                                                    | 2-17          |
|                                 | The description for the C <sub>INCLK</sub> parameter in Table 2-18 • Input Capacitance was changed from "Input capacitance on clock pin" to "Input capacitance on HCLK and RCLK pin" (SAR 34944).                                                                                  | 2-21          |
|                                 | Table 2-19 • I/O Input Rise Time and Fall Time* is new (SAR 34942).                                                                                                                                                                                                                | 2-21          |
|                                 | The minimum VIL for 1.5 V LVCMOS and PCI was corrected from –0.5 to –0.3 in Table 2-29 • DC Input and Output Levels and Table 2-33 • DC Input and Output Levels (SAR 34358).                                                                                                       | 2-38, 2-40    |
|                                 | Support for simulating the GCLR/ GPSET feature in the Axcelerator Family was added in Libero software v9.0 SPI1. Reference to the section explaining this in the <i>Antifuse Macro Library Guide</i> was added to the "R-Cell" section (SAR 26413).                                | 2-58          |
| Revision 17<br>(September 2011) | The enable signal in Figure 2-32 • R-Cell Delays was corrected to show it is active low rather than active high (SAR 34946).                                                                                                                                                       | 2-59          |
|                                 | The versioning system for datasheets has been changed. Datasheets are assigned a revision number that increments each time the datasheet is revised. The "Axcelerator Family Device Status" table indicates the status for each device in the device family.                       | iii           |
|                                 | The "Features" section, "Programmable Interconnect Element" section, and "Security" section were revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 32865). | i, 1-1, 2-108 |





**Microsemi Corporate Headquarters**  
One Enterprise, Aliso Viejo CA 92656 USA  
Within the USA: +1 (949) 380-6100  
Sales: +1 (949) 380-6136  
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at [www.microsemi.com](http://www.microsemi.com).

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.