



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Active
Number of LABs/CLBs	32256
Number of Logic Elements/Cells	-
Total RAM Bits	294912
Number of I/O	684
Number of Gates	2000000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TA)
Package / Case	1152-BGA
Supplier Device Package	1152-FPBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/ax2000-fgg1152m

The maximum power dissipation allowed for Military temperature and Mil-Std 883B devices is specified as a function of θ_{JC} .

Table 2-6 • Package Thermal Characteristics

Package Type	Pin Count	θ_{JC}	θ_{JA} Still Air	θ_{JA} 1.0m/s	θ_{JA} 2.5m/s	Units
Chip Scale Package (CSP)	180	N/A	57.8	51.0	50	°C/W
Plastic Quad Flat Pack (PQFP)	208	8.0	26	23.5	20.9	°C/W
Plastic Ball Grid Array (PBGA)	729	2.2	13.7	10.6	9.6	°C/W
Fine Pitch Ball Grid Array (FBGA)	256	3.0	26.6	22.8	21.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	324	3.0	25.8	22.1	20.9	°C/W
Fine Pitch Ball Grid Array (FBGA)	484	3.2	20.5	17.0	15.9	°C/W
Fine Pitch Ball Grid Array (FBGA)	676	3.2	16.4	13.0	12.0	°C/W
Fine Pitch Ball Grid Array (FBGA)	896	2.4	13.6	10.4	9.4	°C/W
Fine Pitch Ball Grid Array (FBGA)	1152	1.8	12.0	8.9	7.9	°C/W
Ceramic Quad Flat Pack (CQFP) ¹	208	2.0	22	19.8	18.0	°C/W
Ceramic Quad Flat Pack (CQFP) ¹	352	2.0	17.9	16.1	14.7	°C/W
Ceramic Column Grid Array (CCGA) ²	624	6.5	8.9	8.5	8	°C/W

Notes:

1. θ_{JC} for the 208-pin and 352-pin CQFP refers to the thermal resistance between the junction and the bottom of the package.
2. θ_{JC} for the 624-pin CCGA refers to the thermal resistance between the junction and the top surface of the package. Thermal resistance from junction to board (θ_{JB}) for CCGA 624 package is 3.4°C/W.

Timing Characteristics

Axcelerator devices are manufactured in a CMOS process, therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing. The derating factors shown in Table 2-7 should be applied to all timing data contained within this datasheet.

Table 2-7 • Temperature and Voltage Timing Derating Factors
(Normalized to Worst-Case Commercial, $T_J = 70^\circ\text{C}$, $VCCA = 1.425\text{V}$)

VCCA	Junction Temperature						
	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C
1.4 V	0.83	0.86	0.91	0.96	1.02	1.05	1.15
1.425 V	0.82	0.84	0.90	0.94	1.00	1.04	1.13
1.5 V	0.78	0.80	0.85	0.89	0.95	0.98	1.07
1.575 V	0.74	0.76	0.81	0.85	0.90	0.94	1.02
1.6 V	0.73	0.75	0.80	0.84	0.89	0.92	1.01

Notes:

1. The user can set the junction temperature in Designer software to be any integer value in the range of -55°C to 175°C.
2. The user can set the core voltage in Designer software to be any value between 1.4V and 1.6V.

All timing numbers listed in this datasheet represent sample timing characteristics of Axcelerator devices. Actual timing delay values are design-specific and can be derived from the Timer tool in Microsemi's Designer software after place-and-route.

Table 2-8 • I/O Standards Supported by the Axcelerator Family

I/O Standard	Input/Output Supply Voltage (VCCI)	Input Reference Voltage (VREF)	Board Termination Voltage (VTT)
LVTTL	3.3	N/A	N/A
LVCMOS 2.5 V	2.5	N/A	N/A
LVCMOS 1.8 V	1.8	N/A	N/A
LVCMOS 1.5 V (JDEC8-11)	1.5	N/A	N/A
3.3V PCI/PCI-X	3.3	N/A	N/A
GTL+ 3.3 V	3.3	1.0	1.2
GTL+ 2.5 V*	2.5	1.0	1.2
HSTL Class 1	1.5	0.75	0.75
SSTL3 Class 1 and II	3.3	1.5	1.5
SSTL2 Class1 and II	2.5	1.25	1.25
LVDS	2.5	N/A	N/A
LVPECL	3.3	N/A	N/A

Note: *2.5 V GTL+ is not supported across the full military temperature range.

Table 2-9 • Supply Voltages

VCCA	VCCI	Input Tolerance	Output Drive Level
1.5 V	1.5 V	3.3 V	1.5 V
1.5 V	1.8 V	3.3 V	1.8 V
1.5 V	2.5 V	3.3 V	2.5 V
1.5 V	3.3 V	3.3 V	3.3 V

Table 2-10 • I/O Features Comparison

I/O Assignment	Clamp Diode	Hot Insertion	5 V Tolerance	Input Buffer	Output Buffer
LVTTL	No	Yes	Yes ¹	Enabled/Disabled	
3.3 V PCI, 3.3 V PCI-X	Yes	No	Yes ^{1, 2}	Enabled/Disabled	
LVCMOS 2.5 V	No	Yes	No	Enabled/Disabled	
LVCMOS 1.8 V	No	Yes	No	Enabled/Disabled	
LVCMOS 1.5 V (JESD8-11)	No	Yes	No	Enabled/Disabled	
Voltage-Referenced Input Buffer	No	Yes	No	Enabled/Disabled	
Differential, LVDS/LVPECL, Input	No	Yes	No	Enabled	Disabled ³
Differential, LVDS/LVPECL, Output	No	Yes	No	Disabled	Enabled ⁴

Notes:

1. Can be implemented with an IDT bus switch.
2. Can be implemented with an external resistor.
3. The OE input of the output buffer must be deasserted permanently (handled by software).
4. The OE input of the output buffer must be asserted permanently (handled by software).

Table 2-15, Table 2-16, and Table 2-17 list all the available macro names differentiated by I/O standard, type, slew rate, and drive strength.

Table 2-15 • Macros for Single-Ended I/O Standards

Standard	VCCI	Macro Names
LVTTL	3.3 V	CLKBUF, HCLKBUF_INBUF, OUTBUF, OUTBUF_S_8, OUTBUF_S_12, OUTBUF_S_16, OUTBUF_S_24, OUTBUF_H_8, OUTBUF_H_12, OUTBUF_H_16, OUTBUF_H_24, TRIBUF, TRIBUF_S_8, TRIBUF_S_12, TRIBUF_S_16, TRIBUF_S_24, TRIBUF_H_8, TRIBUF_H_12, TRIBUF_H_16, TRIBUF_H_24, BIBUF, BIBUF_S_8, BIBUF_S_12, BIBUF_S_16, BIBUF_S_24, BIBUF_H_8, BIBUF_H_12, BIBUF_H_16, BIBUF_H_24
3.3 V PCI	3.3 V	CLKBUF_PCI, HCLKBUF_PCI, INBUF_PCI, OUTBUF_PCI, TRIBUF_PCI, BIBUF_PCI
3.3 V PCI-X	3.3 V	CLKBUF_PCI-X, HCLKBUF_PCI-X, INBUF_PCI-X, OUTBUF_PCI-X, TRIBUF_PCI-X, BIBUF_PCI-X
LVCMOS25	2.5 V	CLKBUF_LVCMOS25, HCLKBUF_LVCMOS25, INBUF_LVCMOS25, OUTBUF_LVCMOS25, TRIBUF_LVCMOS25, BIBUF_LVCMOS25
LVCMOS18	1.8 V	CLKBUF_LVCMOS18, HCLKBUF_LVCMOS18, INBUF_LVCMOS18, OUTBUF_LVCMOS18, TRIBUF_LVCMOS18, BIBUF_LVCMOS18
LVCMOS15 (JESD8-11)	1.5 V	CLKBUF_LVCMOS15, HCLKBUF_LVCMOS15, INBUF_LVCMOS15, OUTBUF_LVCMOS15, TRIBUF_LVCMOS15, BIBUF_LVCMOS15

Table 2-16 • I/O Macros for Differential I/O Standards

Standard	VCCI	Macro Names
LVPECL	3.3 V	CLKBUF_LVPECL, HCLKBUF_LVPECL, INBUF_LVPECL, OUTBUF_LVPECL
LVDS	2.5 V	CLKBUF_LVDS, HCLKBUF_LVDS, INBUF_LVDS, OUTBUF_LVDS

Table 2-17 • I/O Macros for Voltage-Referenced I/O Standards

Standard	VCCI	VREF	Macro Names
GTL+	3.3 V	1.0 V	CLKBUF_GTP33, HCLKBUF_GTP33, INBUF_GTP33, OUTBUF_GTP33, TRIBUF_GTP33, BIBUF_GTP33
GTL+	2.5 V	1.0 V	CLKBUF_GTP25, HCLKBUF_GTP25, INBUF_GTP25, OUTBUF_GTP25, TRIBUF_GTP25, BIBUF_GTP25
SSTL2 Class I	2.5 V	1.25 V	CLKBUF_SSTL2_I, HCLKBUF_SSTL2_I, INBUF_SSTL2_I, OUTBUF_SSTL2_I, TRIBUF_SSTL2_I, BIBUF_SSTL2_I
SSTL2 Class II	2.5 V	1.25 V	CLKBUF_SSTL2_II, HCLKBUF_SSTL2_II, INBUF_SSTL2_II, OUTBUF_SSTL2_II, TRIBUF_SSTL2_II, BIBUF_SSTL2_II
SSTL3 Class I	3.3 V	1.5 V	CLKBUF_SSTL3_I, HCLKBUF_SSTL3_I, INBUF_SSTL3_I, OUTBUF_SSTL3_I, TRIBUF_SSTL3_I, BIBUF_SSTL3_I
SSTL3 Class II	3.3 V	1.5 V	CLKBUF_SSTL3_II, HCLKBUF_SSTL3_II, INBUF_SSTL3_II, OUTBUF_SSTL3_II, TRIBUF_SSTL3_II, BIBUF_SSTL3_II
HSTL Class I	1.5 V	0.75 V	CLKBUF_HSTL_I, HCLKBUF_HSTL_I, INBUF_HSTL_I, OUTBUF_HSTL_I, TRIBUF_HSTL_I, BIBUF_HSTL_I

User I/O Naming Conventions

Due to the complex and flexible nature of the Axcelerator family's user I/Os, a naming scheme is used to show the details of the I/O. The naming scheme explains to which bank an I/O belongs, as well as the pairing and pin polarity for differential I/Os (Figure 2-7).




Figure 2-7 • I/O Bank and Dedicated Pin Layout




Figure 2-8 • General Naming Schemes

Table 2-22 • 3.3 V LVTTL I/O ModuleWorst-Case Commercial Conditions $VCCA = 1.425\text{ V}$, $VCCI = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$ (continued)

Parameter	Description	-2 Speed		-1 Speed		Std Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
LVTTL Output Drive Strength = 2 (12 mA) / Low Slew Rate								
t_{DP}	Input Buffer		1.68		1.92		2.26	ns
t_{PY}	Output Buffer		12.14		13.83		16.26	ns
t_{ENZL}	Enable to Pad Delay through the Output Buffer—Z to Low		12.43		14.16		16.65	ns
t_{ENZH}	Enable to Pad Delay through the Output Buffer—Z to High		12.17		13.86		16.30	ns
t_{ENLZ}	Enable to Pad Delay through the Output Buffer—Low to Z		1.73		1.74		1.75	ns
t_{ENHZ}	Enable to Pad Delay through the Output Buffer—High to Z		2.22		2.23		2.24	ns
t_{IOLKQ}	Sequential Clock-to-Q for the I/O Input Register		0.67		0.77		0.90	ns
t_{IOLKY}	Clock-to-output Y for the I/O Output Register and the I/O Enable Register		0.67		0.77		0.90	ns
t_{SUD}	Data Input Set-Up		0.23		0.27		0.31	ns
t_{SUE}	Enable Input Set-Up		0.26		0.30		0.35	ns
t_{HD}	Data Input Hold		0.00		0.00		0.00	ns
t_{HE}	Enable Input Hold		0.00		0.00		0.00	ns
t_{CPWHL}	Clock Pulse Width High to Low		0.39		0.39		0.38	ns
t_{CPWLH}	Clock Pulse Width Low to High		0.39		0.39		0.39	ns
t_{WASYN}	Asynchronous Pulse Width		0.37		0.37		0.37	ns
t_{REASYN}	Asynchronous Recovery Time		0.13		0.15		0.17	ns
t_{HASYN}	Asynchronous Removal Time		0.00		0.00		0.00	ns
t_{CLR}	Asynchronous Clear-to-Q		0.23		0.27		0.31	ns
t_{PRESET}	Asynchronous Preset-to-Q		0.23		0.27		0.31	ns

Table 2-36 • 3.3 V PCI-X I/O Module

 Worst-Case Commercial Conditions $VCCA = 1.425\text{ V}$, $VCCI = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$

Parameter	Description	-2 Speed		-1 Speed		Std Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
3.3 V PCI-X Output Module Timing								
t_{DP}	Input Buffer		1.57		1.79		2.10	ns
t_{PY}	Output Buffer		2.10		2.40		2.82	ns
t_{ENZL}	Enable to Pad Delay through the Output Buffer—Z to Low		1.61		1.62		1.63	ns
t_{ENZH}	Enable to Pad Delay through the Output Buffer—Z to High		1.59		1.60		1.61	ns
t_{ENLZ}	Enable to Pad Delay through the Output Buffer—Low to Z		2.65		3.02		3.55	ns
t_{ENHZ}	Enable to Pad Delay through the Output Buffer—High to Z		3.11		3.55		4.17	ns
$t_{IOLCLKQ}$	Sequential Clock-to-Q for the I/O Input Register		0.67		0.77		0.90	ns
$t_{IOLCLKY}$	Clock-to-output Y for the I/O Output Register and the I/O Enable Register		0.67		0.77		0.90	ns
t_{SUD}	Data Input Set-Up		0.23		0.27		0.31	ns
t_{SUE}	Enable Input Set-Up		0.26		0.30		0.35	ns
t_{HD}	Data Input Hold		0.00		0.00		0.00	ns
t_{HE}	Enable Input Hold		0.00		0.00		0.00	ns
t_{CPWHL}	Clock Pulse Width High to Low		0.39		0.39		0.39	ns
t_{CPWLH}	Clock Pulse Width Low to High		0.39		0.39		0.39	ns
t_{WASYN}	Asynchronous Pulse Width		0.37		0.37		0.37	ns
t_{REASYN}	Asynchronous Recovery Time		0.13		0.15		0.17	ns
t_{HASYN}	Asynchronous Removal Time		0.00		0.00		0.00	ns
t_{CLR}	Asynchronous Clear-to-Q		0.23		0.27		0.31	ns
t_{PRESET}	Asynchronous Preset-to-Q		0.23		0.27		0.31	ns

Timing Characteristics

Table 2-61 • LVPECL I/O Module

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T_J = 70°C

		-2 Speed		-1 Speed		Std Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
LVPECL Output Module Timing								
t _{DP}	Input Buffer		1.66		1.89		2.22	ns
t _{PY}	Output Buffer		2.24		2.55		3.00	ns
t _{ICLKQ}	Clock-to-Q for the I/O input register		0.67		0.77		0.90	ns
t _{OCLKQ}	Clock-to-Q for the IO output register and the I/O enable register		0.67		0.77		0.90	ns
t _{SUD}	Data Input Set-Up		0.23		0.27		0.31	ns
t _{SUE}	Enable Input Set-Up		0.26		0.30		0.35	ns
t _{HD}	Data Input Hold		0.00		0.00		0.00	ns
t _{HE}	Enable Input Hold		0.00		0.00		0.00	ns
t _{CPWHL}	Clock Pulse Width High to Low	0.39		0.39		0.39		ns
t _{CPWLH}	Clock Pulse Width Low to High	0.39		0.39		0.39		ns
t _{WASYN}	Asynchronous Pulse Width	0.37		0.37		0.37		ns
t _{REASYN}	Asynchronous Recovery Time		0.13		0.15		0.17	ns
t _{HASYN}	Asynchronous Removal Time		0.00		0.00		0.00	ns
t _{CLR}	Asynchronous Clear-to-Q		0.23		0.27		0.31	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.23		0.27		0.31	ns

Carry-Chain Logic

The Axcelerator dedicated carry-chain logic offers a very compact solution for implementing arithmetic functions without sacrificing performance.

To implement the carry-chain logic, two C-cells in a Cluster are connected together so the FCO (i.e. carry out) for the two bits is generated in a carry look-ahead scheme to achieve minimum propagation delay from the FCI (i.e. carry in) into the two-bit Cluster. The two-bit carry logic is shown in Figure 2-29.

The FCI of one C-cell pair is driven by the FCO of the C-cell pair immediately above it. Similarly, the FCO of one C-cell pair, drives the FCI input of the C-cell pair immediately below it (Figure 1-4 on page 1-3 and Figure 2-30 on page 2-57).

The carry-chain logic is selected via the CFN input. When carry logic is not required, this signal is deasserted to save power. Again, this configuration is handled automatically for the user through Microsemi's macro library.

The signal propagation delay between two C-cells in the carry-chain sequence is 0.1 ns.




Figure 2-29 • Axcelerator's Two-Bit Carry Logic

Table 2-83 • South PLL Connections

CLK1	CLK2
CLK1	Routed net
CLK1	Unused
CLK2	CLK1
CLK2	Routed net
CLK2	Both CLK1 and routed net
CLK2	Unused
Unused	CLK1
Unused	Routed net
Unused	Both CLK1 and routed net
Unused	Unused
Routed net	CLK1
Routed net	Unused
Both CLK1 and CLK2	Routed net
Both CLK1 and CLK2	Unused
Both CLK1 and routed net	Unusable
Both CLK2 and routed net	CLK1
Both CLK2 and routed net	Unused
CLK1, CLK2, and routed net	Unusable

Note: Designer software currently does not support all of these connections. Only exclusive connections where one output connects to a single net are supported at this time (e.g., CLK1 driving both CLK1 and CLK2 is not supported).

mode if desired. Please note, if the I/O bank is not disabled, differential I/Os belonging to the I/O bank will still consume normal power, even when operating in the low power mode.

The Axcelerator device will resume normal operation 10 μ s after the LP pin is pulled Low.

To further reduce power consumption, the internal charge pump can be bypassed and an external power supply voltage can be used instead. This saves the internal charge-pump operating current, resulting in no DC current draw. The Axcelerator family devices have a dedicated "V_{PUMP}" pin that can be used to access an external charge pump device. In normal chip operation, when using the internal charge pump, V_{PUMP} should be tied to GND. When the voltage level on V_{PUMP} is set to 3.3V, the internal charge pump is turned off, and the V_{PUMP} voltage will be used as the charge pump voltage. Adequate voltage regulation (i.e. high drive, low output impedance, and good decoupling) should be used at V_{PUMP}.

In addition, any PLL in use can be powered down to further reduce power consumption. This can be done with the PowerDown pin driven Low. Driving this pin High restarts the PLL with the output clock(s) being stable once lock is restored.

JTAG

Axcelerator offers a JTAG interface that is compliant with the IEEE 1149.1 standard. The user can employ the JTAG interface for probing a design and performing any JTAG Public Instructions as defined in the Table 2-103.

Table 2-103 • JTAG Instruction Code

Instruction (IR4:IR0)	Binary Code
Extest	00000
Preload / Sample	00001
Intest	00010
USERCODE	00011
IDCODE	00100
HIGHZ	01110
CLAMP	01111
Diagnostic	10000
Reserved	All others
Bypass	11111

Interface

The interface consists of four inputs: Test Mode Select (TMS), Test Data In (TDI), Test Clock (TCK), TAP Controller Reset (TRST), and an output, Test Data Out (TDO). TMS, TDI, and TRST have on-chip pull-up resistors.

TRST

TRST (Test-Logic Reset) is an active-low, asynchronous reset signal to the TAP controller. The TRST input can be used to reset the Test Access Port (TAP) Controller to the TRST state. The TAP Controller can be held at this state permanently by grounding the TRST pin. To hold the JTAG TAP controller in the TRST state, it is recommended to connect TRST to ground via a 1 k Ω resistor.

There is an optional internal pull-up resistor available for the TRST input that can be set by the user at programming. Care should be exercised when using this option in combination with an external tie-off to ground.

An on-chip power-on-reset (POWRST) circuit is included. POWRST has the same function as "TRST," but it only occurs at power-up or during recovery from a VCCA and/or VCCDA voltage drop.

TDO

TDO is normally tristated, and it is active only when the TAP controller is in the "Shift_DR" state or "Shift_IR" state. The least significant bit of the selected register (i.e. IR or DR) is clocked out to TDO first by the falling edge of TCK.

TAP Controller

The TAP Controller is compliant with the IEEE Standard 1149.1. It is a state machine of 16 states that controls the Instruction Register (IR) and the Data Registers (such as BSR, IDCODE, USRCODE, BYPASS, etc.). The TAP Controller steps into one of the states depending on the sequence of TMS at the rising edges of TCK.

Instruction Register (IR)

The IR has five bits (IR4 to IR0). At the TRST state, IR is reset to IDCODE. Each time when IR is selected, it goes through "select IR-Scan," "Capture-IR," "Shift-IR," all the way through "Update-IR." When there is no test error, the first five data bits coming out of TDO during the "Shift-IR" will be "10111". If a test error occurs, the last three bits will contain one to three zeroes corresponding to negatively asserted signals: "TDO_ERRORB," "PROBA_ERRORB," and "PROBB_ERRORB." The error(s) will be erased when the TAP is at the "Update-IR" or the TRST state. When in user mode start-up sequence, if the micro-probe has not been used, the "PROBA_ERRORB" is used as a "Power-up done successfully" flag.

Data Registers (DRs)

Data registers are distributed throughout the chip. They store testing/programming vectors. The MSB of a data register is connected to TDI, while the LSB is connected to TDO. There are different types of data registers. Descriptions of the main registers are as follow:

1. IDCODE:

The IDCODE is a 20-bit hard coded JTAG Silicon Signature. It is a hardwired device ID code, which contains the Microsemi identity, part number, and version number in a specific JTAG format.

2. USERCODE:

The USERCODE is a 33-bit programmable register. However, only 20 bits are allocated to use as JTAG Silicon Signature. It is a supplementary identity code for the user to program information to distinguish different programmed parts. USERCODE fuses will read out as "zeroes" when not programmed, so only the "1" bits need to be programmed.

3. Boundary-Scan Register (BSR):

Each I/O contains three Boundary-Scan Cells. Each cell has a shift register bit, a latch, and two MUXes. The boundary-scan cells are used for the Output-enable (E), Output (O), and Input (I) registers. The bit order of the boundary-scan cells for each of them is E-O-I. The boundary-scan cells are then chained serially to form the Boundary-Scan Register (BSR). The length of the BSR is the number of I/Os in the die multiplied by three.

4. Bypass Register (BYR):

This is the "1-bit" register. It is used to shorten the TDI-TDO serial chain in board-level testing to only one bit per device not being tested. It is also selected for all "reserved" or unused instructions.

Probing

Internal activities of the JTAG interface can be observed via the Silicon Explorer II probes: "PRA," "PRB," "PRC," and "PRD."


Special Fuses

Security

Microsemi antifuse FPGAs, with FuseLock technology, offer the highest level of design security available in a programmable logic device. Since antifuse FPGAs are live-at power-up, there is no bitstream that can be intercepted, and no bitstream or programming data is ever downloaded to the device during power-up, thus protecting against device cloning. In addition, special security fuses are hidden

FG256-Pin FBGA		FG256-Pin FBGA		FG256-Pin FBGA	
AX125 Function	Pin Number	AX125 Function	Pin Number	AX125 Function	Pin Number
Bank 6					
IO60NB6F6	L4	IO81NB7F7	C2	GND	M12
IO60PB6F6	M4	IO81PB7F7	B1	GND	M5
IO61NB6F6	L3	IO82NB7F7	D2	GND	P13
IO61PB6F6	M3	IO82PB7F7	D3	GND	P3
IO63NB6F6	P2	IO83NB7F7	E3	GND	R15
IO63PB6F6	N2	IO83PB7F7	F3	GND	R2
IO64NB6F6	J4	Dedicated I/O		GND	T1
IO64PB6F6	K4	VCCDA	E4	GND	T16
IO65NB6F6	N1	GND	A1	GND/LP	D4
IO65PB6F6	P1	GND	A16	NC	A11
IO67NB6F6	L2	GND	B15	NC	R11
IO67PB6F6	M2	GND	B2	NC	R5
IO69NB6F6	L1	GND	D15	PRA	D8
IO69PB6F6	M1	GND	E12	PRB	C8
IO70NB6F6	J3	GND	E5	PRC	N9
IO70PB6F6	K3	GND	F11	PRD	P9
IO71NB6F6	J2	GND	F6	TCK	D5
IO71PB6F6	K2	GND	G10	TDI	C6
Bank 7		GND	G7	TDO	C4
IO72NB7F7	J1	GND	G8	TMS	C3
IO72PB7F7	K1	GND	G9	TRST	C5
IO73NB7F7	G2	GND	H10	VCCA	D14
IO73PB7F7	H2	GND	H7	VCCA	F10
IO74NB7F7	G3	GND	H8	VCCA	F4
IO74PB7F7	H3	GND	H9	VCCA	F7
IO75NB7F7	E1	GND	J10	VCCA	F8
IO75PB7F7	F1	GND	J7	VCCA	F9
IO76NB7F7	G1	GND	J8	VCCA	G11
IO77NB7F7	E2	GND	J9	VCCA	G6
IO77PB7F7	F2	GND	K10	VCCA	H11
IO78NB7F7	G4	GND	K7	VCCA	H6
IO78PB7F7	H4	GND	K8	VCCA	J11
IO79NB7F7	C1	GND	K9	VCCA	J6
IO79PB7F7	D1	GND	L11	VCCA	K11
		GND	L6	VCCA	K6

FG484



Note

For Package Manufacturing and Environmental information, visit Resource center at
<http://www.microsemi.com/soc/products/rescenter/package/index.html>.

FG676		FG676		FG676	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
IO197PB6F18	Y6	IO217PB6F20	R4	IO241NB7F22	K6
IO198NB6F18	AD1	IO218NB6F20	R2	IO241PB7F22	K5
IO198PB6F18	AE1	IO218PB6F20	T2	IO242NB7F22	H2
IO199NB6F18	AA2	IO219NB6F20	P3	IO242PB7F22	J2
IO199PB6F18	AB2	IO219PB6F20	R3	IO243NB7F22	J4
IO200NB6F18	Y3	IO220NB6F20	R1	IO243PB7F22	K4
IO200PB6F18	AA3	IO220PB6F20	T1	IO244NB7F22	H3
IO201NB6F18	V5	IO221NB6F20	P6	IO244PB7F22	J3
IO201PB6F18	W5	IO221PB6F20	P7	IO245NB7F22	G2
IO202NB6F18	AB1	IO223NB6F20	P5	IO245PB7F22	G1
IO202PB6F18	AC1	IO223PB6F20	P4	IO247NB7F23	J6
IO203NB6F19	V4	Bank 7		IO247PB7F23	J5
IO203PB6F19	W4	IO225NB7F21	N5	IO248NB7F23	E1
IO204NB6F19	V3	IO225PB7F21	N4	IO248PB7F23	F1
IO204PB6F19	W3	IO226NB7F21	N2	IO249NB7F23	E2
IO205NB6F19	U6	IO226PB7F21	N3	IO249PB7F23	F2
IO205PB6F19	V6	IO227NB7F21	N6	IO250NB7F23	G4
IO206NB6F19	W2	IO227PB7F21	N7	IO250PB7F23	H4
IO206PB6F19	Y2	IO229NB7F21	M7	IO251NB7F23	F3
IO207NB6F19	U4	IO229PB7F21	M6	IO251PB7F23	G3
IO207PB6F19	U5	IO231NB7F21	M5	IO253NB7F23	H6
IO208NB6F19	Y1	IO231PB7F21	M4	IO253PB7F23	H5
IO208PB6F19	AA1	IO232NB7F21	L1	IO254NB7F23	D2
IO209NB6F19	T6	IO232PB7F21	M1	IO254PB7F23	D1
IO209PB6F19	T7	IO233NB7F21	M2	IO255NB7F23	E4
IO211NB6F19	T3	IO233PB7F21	M3	IO255PB7F23	F4
IO211PB6F19	U3	IO235NB7F21	K2	IO256NB7F23	D3
IO212NB6F19	V1	IO235PB7F21	L2	IO256PB7F23	E3
IO212PB6F19	V2	IO236NB7F22	L5	IO257NB7F23	F5
IO213NB6F19	T5	IO236PB7F22	L4	IO257PB7F23	G5
IO213PB6F19	T4	IO237NB7F22	L6	Dedicated I/O	
IO214NB6F20	U1	IO237PB7F22	L7	GND	A1
IO214PB6F20	U2	IO238NB7F22	K3	GND	A13
IO215NB6F20	R6	IO238PB7F22	L3	GND	A14
IO215PB6F20	R7	IO240NB7F22	J1	GND	A19
IO217NB6F20	R5	IO240PB7F22	K1	GND	A26

FG1152	
AX2000 Function	Pin Number
VCCIB0	C5
VCCIB0	D5
VCCIB0	L12
VCCIB0	L13
VCCIB0	L14
VCCIB0	M13
VCCIB0	M14
VCCIB0	M15
VCCIB0	M16
VCCIB0	M17
VCCIB1	A30
VCCIB1	B30
VCCIB1	C30
VCCIB1	D30
VCCIB1	L21
VCCIB1	L22
VCCIB1	L23
VCCIB1	M18
VCCIB1	M19
VCCIB1	M20
VCCIB1	M21
VCCIB1	M22
VCCIB2	E31
VCCIB2	E32
VCCIB2	E33
VCCIB2	E34
VCCIB2	M24
VCCIB2	N23
VCCIB2	N24
VCCIB2	P23
VCCIB2	P24
VCCIB2	R23
VCCIB2	T23
VCCIB2	U23
VCCIB3	AA23

FG1152	
AX2000 Function	Pin Number
VCCIB3	AA24
VCCIB3	AB23
VCCIB3	AB24
VCCIB3	AC24
VCCIB3	AK31
VCCIB3	AK32
VCCIB3	AK33
VCCIB3	AK34
VCCIB3	V23
VCCIB3	W23
VCCIB3	Y23
VCCIB4	AC18
VCCIB4	AC19
VCCIB4	AC20
VCCIB4	AC21
VCCIB4	AC22
VCCIB4	AD21
VCCIB4	AD22
VCCIB4	AD23
VCCIB4	AL30
VCCIB4	AM30
VCCIB4	AN30
VCCIB4	AP30
VCCIB5	AC13
VCCIB5	AC14
VCCIB5	AC15
VCCIB5	AC16
VCCIB5	AC17
VCCIB5	AD12
VCCIB5	AD13
VCCIB5	AD14
VCCIB5	AL5
VCCIB5	AM5
VCCIB5	AN5
VCCIB5	AP5

FG1152	
AX2000 Function	Pin Number
VCCIB6	AA11
VCCIB6	AA12
VCCIB6	AB11
VCCIB6	AB12
VCCIB6	AC11
VCCIB6	AK1
VCCIB6	AK2
VCCIB6	AK3
VCCIB6	AK4
VCCIB6	V12
VCCIB6	W12
VCCIB6	Y12
VCCIB7	E1
VCCIB7	E2
VCCIB7	E3
VCCIB7	E4
VCCIB7	M11
VCCIB7	N11
VCCIB7	N12
VCCIB7	P11
VCCIB7	P12
VCCIB7	R12
VCCIB7	T12
VCCIB7	U12
VCCPLA	J16
VCCPLB	K17
VCCPLC	J19
VCCPLD	L18
VCCPLE	AK19
VCCPLF	AE18
VCCPLG	AK16
VCCPLH	AF17
VCOMPLA	H16
VCOMPLB	L17
VCOMPLC	H19

PQ208		PQ208		PQ208	
AX250 Function	Pin Number	AX250 Function	Pin Number	AX250 Function	Pin Number
Bank 0		Bank 3		Bank 6	
IO02NB0F0	197	IO43PB2F2	134	IO91NB6F6	47
IO03NB0F0	198	IO44NB2F2	131	IO91PB6F6	49
IO03PB0F0	199	IO44PB2F2	133	IO92NB6F6	48
IO12NB0F0/HCLKAN	191	Bank 4		IO92PB6F6	50
IO12PB0F0/HCLKAP	192	IO45NB3F3	127	IO93NB6F6	42
IO13NB0F0/HCLKBN	185	IO45PB3F3	129	IO93PB6F6	43
IO13PB0F0/HCLKBP	186	IO46NB3F3	126	IO94PB6F6	44
Bank 1		IO46PB3F3	128	IO96NB6F6	40
IO14NB1F1/HCLKCN	180	IO48NB3F3	122	IO96PB6F6	41
IO14PB1F1/HCLKCP	181	IO48PB3F3	123	IO101NB6F6	35
IO15NB1F1/HCLKDN	174	IO50NB3F3	120	IO101PB6F6	36
IO15PB1F1/HCLKDP	175	IO50PB3F3	121	IO102PB6F6	37
IO16NB1F1	170	IO55NB3F3	116	IO103NB6F6	33
IO16PB1F1	171	IO55PB3F3	117	IO103PB6F6	34
IO24NB1F1	165	IO57NB3F3	114	IO105NB6F6	28
IO24PB1F1	166	IO57PB3F3	115	IO105PB6F6	30
IO26NB1F1	161	IO59NB3F3	110	IO106NB6F6	27
IO26PB1F1	162	IO59PB3F3	111	IO106PB6F6	29
IO27NB1F1	159	IO60NB3F3	108	Bank 7	
IO27PB1F1	160	IO60PB3F3	109	IO107NB7F7	23
Bank 2		IO61NB3F3	106	IO107PB7F7	25
IO29NB2F2	151	IO61PB3F3	107	IO108NB7F7	22
IO29PB2F2	153	Bank 4		IO108PB7F7	24
IO30NB2F2	152	IO62NB4F4	100	IO110NB7F7	18
IO30PB2F2	154	IO62PB4F4	103		
IO31PB2F2	148	IO63NB4F4	101		
IO32NB2F2	146	IO63PB4F4	102		
IO32PB2F2	147	IO64NB4F4	96		
IO34NB2F2	144	IO64PB4F4	97		
IO34PB2F2	145	IO72NB4F4	91		
IO39NB2F2	139	IO72PB4F4	92		
IO39PB2F2	140	IO74NB4F4/CLKEN	87		
IO40PB2F2	141	IO74PB4F4/CLKEP	88		
IO41NB2F2	137	IO75NB4F4/CLKFN	81		
IO41PB2F2	138	IO75PB4F4/CLKFP	82		
IO43NB2F2	132	IO76NB5F5/CLKGN	76		

PQ208		PQ208		PQ208	
AX500 Function	Pin Number	AX500 Function	Pin Number	AX500 Function	Pin Number
Bank 0		Bank 3		Bank 6	
IO03NB0F0	198	IO61PB2F5	134	IO127NB6F12	47
IO03PB0F0	199	IO62NB2F5	131	IO127PB6F12	49
IO04NB0F0	197	IO62PB2F5	133	IO128NB6F12	48
IO19NB0F1/HCLKAN	191	Bank 4		IO128PB6F12	50
IO19PB0F1/HCLKAP	192	IO63NB3F6	127	IO129NB6F12	42
IO20NB0F1/HCLKBN	185	IO63PB3F6	129	IO129PB6F12	43
IO20PB0F1/HCLKBP	186	IO64NB3F6	126	IO130PB6F12	44
Bank 1		IO64PB3F6	128	IO132NB6F12	40
IO21NB1F2/HCLKCN	180	IO66NB3F6	122	IO132PB6F12	41
IO21PB1F2/HCLKCP	181	IO66PB3F6	123	IO141NB6F13	35
IO22NB1F2/HCLKDN	174	IO68NB3F6	120	IO141PB6F13	36
IO22PB1F2/HCLKDP	175	IO68PB3F6	121	IO142PB6F13	37
IO23NB1F2	170	IO77NB3F7	116	IO143NB6F13	33
IO23PB1F2	171	IO77PB3F7	117	IO143PB6F13	34
IO37NB1F3	165	IO79NB3F7	114	IO145NB6F13	28
IO37PB1F3	166	IO79PB3F7	115	IO145PB6F13	30
IO39NB1F3	161	IO81NB3F7	110	IO146NB6F13	27
IO39PB1F3	162	IO81PB3F7	111	IO146PB6F13	29
IO41NB1F3	159	IO82NB3F7	108	Bank 7	
IO41PB1F3	160	IO82PB3F7	109	IO147NB7F14	23
Bank 2		IO83NB3F7	106	IO147PB7F14	25
IO43NB2F4	151	IO83PB3F7	107	IO148NB7F14	22
IO43PB2F4	153	Bank 4		IO148PB7F14	24
IO44NB2F4	152	IO84PB4F8	103	IO150NB7F14	18
IO44PB2F4	154	IO85NB4F8	100		
IO45PB2F4	148	IO86NB4F8	101		
IO46NB2F4	146	IO86PB4F8	102		
IO46PB2F4	147	IO87NB4F8	96		
IO48NB2F4	144	IO87PB4F8	97		
IO48PB2F4	145	IO101NB4F9	91		
IO57NB2F5	139	IO101PB4F9	92		
IO57PB2F5	140	IO103NB4F9/CLKEN	87		
IO58PB2F5	141	IO103PB4F9/CLKEP	88		
IO59NB2F5	137	IO104NB4F9/CLKFN	81		
IO59PB2F5	138	IO104PB4F9/CLKFP	82		
IO61NB2F5	132	Bank 5			
		IO105NB5F10/CLKGN	76		

CQ352		CQ352		CQ352		
AX2000 Function	Pin Number	AX2000 Function	Pin Number	AX2000 Function	Pin Number	
Bank 0			Bank 2			
IO01NB0F0	341	IO71NB1F6	277	IO87NB2F8	261	
IO01PB0F0	342	IO71PB1F6	278	IO87PB2F8	262	
IO02PB0F0	343	IO73NB1F6	269	IO88NB2F8	255	
IO04NB0F0	337	IO73PB1F6	270	IO88PB2F8	256	
IO04PB0F0	338	IO74NB1F6	271	IO89NB2F8	259	
IO05NB0F0	335	IO74PB1F6	272	IO89PB2F8	260	
IO05PB0F0	336	Bank 3			IO91NB2F8	253
IO08NB0F0	331	IO87NB2F8	261	IO91PB2F8	254	
IO08PB0F0	332	IO87PB2F8	262	IO99NB2F9	249	
IO37NB0F3	325	IO88NB2F8	255	IO99PB2F9	250	
IO37PB0F3	326	IO88PB2F8	256	IO100NB2F9	247	
IO38NB0F3	323	IO89NB2F8	259	IO100PB2F9	248	
IO38PB0F3	324	IO89PB2F8	260	IO107NB2F10	243	
IO41NB0F3/HCLKAN	319	IO91NB2F8	253	IO107PB2F10	244	
IO41PB0F3/HCLKAP	320	IO91PB2F8	254	IO110NB2F10	241	
IO42NB0F3/HCLKBN	313	IO99NB2F9	249	IO110PB2F10	242	
IO42PB0F3/HCLKBP	314	IO99PB2F9	250	IO111NB2F10	237	
Bank 1			IO111PB2F10	238	IO111NB2F10	237
IO43NB1F4/HCLKCN	305	IO112NB2F10	235	IO112PB2F10	236	
IO43PB1F4/HCLKCP	306	IO112PB2F10	241	IO113NB2F10	231	
IO44NB1F4/HCLKDN	299	IO113PB2F10	232	IO113PB2F10	232	
IO44PB1F4/HCLKDP	300	IO114NB2F10	229	IO114PB2F10	230	
IO48NB1F4	295	IO114PB2F10	230	IO115NB2F10	225	
IO48PB1F4	296	IO115PB2F10	226	IO115PB2F10	226	
IO65NB1F6	283	IO117NB2F10	223	IO117PB2F10	223	
IO65PB1F6	284	IO117PB2F10	224	IO117PB2F10	224	
IO66NB1F6	289	Bank 4			IO181NB4F17	172
IO66PB1F6	290	IO181PB4F17	173	IO181PB4F17	173	
IO68NB1F6	287	IO182NB4F17	170	IO182NB4F17	170	
IO68PB1F6	288					
IO69NB1F6	275					
IO69PB1F6	276					
IO70NB1F6	281					
IO70PB1F6	282					

CG624	
AX2000 Function	Pin Number
GND	M11
GND	M12
GND	M13
GND	M14
GND	M15
GND	N11
GND	N12
GND	N13
GND	N14
GND	N15
GND	P11
GND	P12
GND	P13
GND	P14
GND	P15
GND	R11
GND	R12
GND	R13
GND	R14
GND	R15
GND	T21
GND	T23
GND	T3
GND	T5
GND	V1
GND	V25
GND	V5
PRA	F13
PRB	A13
PRC	AB12
PRD	AE13
TCK	F5

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

CG624	
AX2000 Function	Pin Number
TDI	C5
TDO	F6
TMS	D6
TRST	E6
VCCA	AB20
VCCA	F22
VCCA	F4
VCCA	J17
VCCA	J9
VCCA	K10
VCCA	K11
VCCA	K15
VCCA	K16
VCCA	L10
VCCA	L16
VCCA	R10
VCCA	R16
VCCA	T10
VCCA	T11
VCCA	T15
VCCA	T16
VCCA	U17
VCCA	U9
VCCA	Y4
VCCDA	A12
VCCDA	A14
VCCDA	AA13
VCCDA	AA15
VCCDA	AA20
VCCDA	AA7
VCCDA	AB13
VCCDA	AC11

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

CG624	
AX2000 Function	Pin Number
VCCDA	AD11
VCCDA	AD4
VCCDA	AE12
VCCDA	AE17
VCCDA	B15
VCCDA	C15
VCCDA	C6
VCCDA	D13
VCCDA	E13
VCCDA	E19
VCCDA	F21
VCCDA	G10
VCCDA	G5
VCCDA	N21
VCCDA	N5
VCCDA	W21
VCCIB0	A3
VCCIB0	B3
VCCIB0	C4
VCCIB0	D5
VCCIB0	J10
VCCIB0	J11
VCCIB0	K12
VCCIB1	A23
VCCIB1	B23
VCCIB1	C22
VCCIB1	D21
VCCIB1	J15
VCCIB1	J16
VCCIB1	K14
VCCIB2	C24
VCCIB2	C25

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.