



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	4224
Number of Logic Elements/Cells	-
Total RAM Bits	55296
Number of I/O	115
Number of Gates	250000
Voltage - Supply	1.425V ~ 1.575V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/ax250-2pq208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



5 V Tolerance

There are two schemes to achieve 5 V tolerance:

1. 3.3 V PCI and 3.3 V PCI-X are the only I/O standards that directly allow 5 V tolerance. To implement this, an internal clamp diode between the input pad and the VCCI pad is enabled so that the voltage at the input pin is clamped, as shown in EQ 3:

Vinput = VCCI + Vdiode = 3.3 V + 0.7 V = 4.0 V

EQ3

The internal VCCI clamp diode is only enabled while the device is powered on, so the voltage at the input will not be clamped if the VCCI or VCCA are powered off. An external series resistor (\sim 100 Ω) is required between the input pin and the 5 V signal source to limit the current to less than 20 mA (Figure 2-3). The 100 Ω resistor was chosen to meet the input Tr/Tf requirement (Table 2-19 on page 2-21). The GND clamp diode is available for all I/O standards and always enabled.




Figure 2-3 • Use of an External Resistor for 5 V Tolerance

2. 5 V tolerance can also be achieved with 3.3 V I/O standards (3.3 V PCI, 3.3 V PCI-X, and LVTTL) using a bus-switch product (e.g. IDTQS32X2384). This will convert the 5 V signal to a 3.3 V signal with minimum delay (Figure 2-4).




Figure 2-4 • Bus Switch IDTQS32X2384

Simultaneous Switching Outputs (SSO)

When multiple output drivers switch simultaneously, they induce a voltage drop in the chip/package power distribution. This simultaneous switching momentarily raises the ground voltage within the device relative to the system ground. This apparent shift in the ground potential to a non-zero value is known as simultaneous switching noise (SSN) or more commonly, ground bounce.

SSN becomes more of an issue in high pin count packages and when using high performance devices such as the Axcelerator family. Based upon testing, Microsemi recommends that users not exceed eight simultaneous switching outputs (SSO) per each VCCI/GND pair. To ease this potential burden on designers, Microsemi has designed all of the Axcelerator BGAs³ to not exceed this limit with the exception of the CS180, which has an I/O to VCCI/GND pair ratio of nine to one.

Please refer to the Simultaneous Switching Noise and Signal Integrity application note for more information.

Revision 18 2-13

^{3.} The user should note that in Bank 8 of both AX1000-FG484 and AX500-FG484, there are local violations of this 8:1 ratio.



Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential standards.

Using the Voltage-Referenced I/O Standards

Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed in Designer.

Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing very high-speed systems.

To implement a DDR, users need to:

- 1. Instantiate an input buffer (with the required I/O standard)
- 2. Instantiate the DDR REG macro (Figure 2-6)
- 3. Connect the output from the Input buffer to the input of the DDR macro




Figure 2-6 • DDR Register

Macros for Specific I/O Standards

There are different macro types for any I/O standard or feature that determine the required VCCI and VREF voltages for an I/O. The generic buffer macros require the LVTTL standard with slow slew rate and 24 mA-drive strength. LVTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:

· CLKBUF: Clock Buffer

· HCLKBUF: Hardwired Clock Buffer

INBUF: Input Buffer
 OUTBUF: Output Buffer
 TRIBUF: Tristate Buffer
 BIBUF: Bidirectional Buffer

Other macros include the following:

- Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential inputs (e.g. INBUF_LVDS) or a pair of differential outputs (e.g. OUTBUF_LVPECL).
- Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available
 only with TTL and LVCMOS thresholds. They can be used to model the behavior of the pull-up
 and pull-down resistors available in the architecture. Whenever an input pin is left unconnected,
 the output pin will either go high or low rather than unknown. This allows users to leave inputs
 unconnected without having the negative effect on simulation of propagating unknowns.
- DDR_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to implement a double data rate register. Designer software will map it to the I/O module in the same way it maps the other registers to the I/O module.

2-18 Revision 18

1.5 V LVCMOS (JESD8-11)

Low-Voltage Complementary Metal-Oxide Semiconductor for 1.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-purpose 1.5 V applications. It uses a 3.3 V tolerant CMOS input buffer and a push-pull output buffer.

Table 2-29 • DC Input and Output Levels

	VIL	VII	+	VOL	VOH	IOL	ЮН
Min., V	Max., V	Min., V	Max., V	Max., V	Min., V	mA	mA
-0.3	0.35 VCCI	0.65 VCCI	3.6	0.4	VCCI - 0.4	8 mA	–8 mA

AC Loadings




Table 2-30 • AC Test Loads

Table 2-31 • AC Waveforms, Measuring Points, and Capacitive Loads

Input Low (V)	Input High (V)	Measuring Point* (V)	VREF (typ) (V)	C _{load} (pF)
0	1.5	0.5V _{CCI}	N/A	35

Note: * Measuring Point = VTRIP

2-38 Revision 18

Implementation Example:

Figure 2-47 shows a complex clock distribution example. The reference clock (RefCLK) of PLLE is being sourced from non-clock signal pins (INBUF to PLLINT). The CLK1 output of PLLE is being fed to the RefCLK input of PLLF. The CLK2 output of PLLE is driving logic (via PLLOUT). In turn, this logic is driving the global resource CLKE. PLLF is driving both CLKF and CLKG global resources.




Figure 2-47 • Complex Clock Distribution Example

2-74 Revision 18

PLL Configurations

The following rules apply to the different PLL inputs and outputs:

Reference Clock

The RefCLK can be driven by (Figure 2-50):


- 1. Global routed clocks (CLKE/F/G/H) or user-created clock network
- 2. CLK1 output of an adjacent PLL
- 3. [H]CLKxP (single-ended or voltage-referenced)
- 4. [H]CLKxP/[H]CLKxN pair (differential modes like LVPECL or LVDS)

Feedback Clock

The feedback clock can be driven by (Figure 2-51 on page 2-78):

- 1. Global routed clocks (CLKE/F/G/H) or user-created clock network
- 2. External [H]CLKxP/N I/O pad(s) from the adjacent PLL cell
- 3. An internal signal from the PLL block

Regular, LVPECL, or LVDS IOPAD



Any macro from the core, except HCLK nets




Figure 2-50 • Reference Clock Connections




Figure 2-51 • Feedback Clock Connections

2-78 Revision 18



Table 2-93 • Sixteen RAM Blocks Cascaded Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T_J = 70°C

		-2 S	peed	-1 S	peed	Std S	peed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
Write Mode								
t _{WDASU}	Write Data Setup vs. WCLK		16.54		18.84		22.15	ns
t _{WDAHD}	Write Data Hold vs. WCLK		0.00		0.00		0.00	ns
t _{WADSU}	Write Address Setup vs. WCLK		16.54		18.84		22.15	ns
t_{WADHD}	Write Address Hold vs. WCLK		0.00		0.00		0.00	ns
t _{WENSU}	Write Enable Setup vs. WCLK		16.54		18.84		22.15	ns
t_{WENHD}	Write Enable Hold vs. WCLK		0.00		0.00		0.00	ns
t _{WCKH}	WCLK Minimum High Pulse Width	0.75		0.75		0.75		ns
t _{WCLK}	WCLK Minimum Low Pulse Width	13.40		13.40		13.40		ns
t _{WCKP}	WCLK Minimum Period	14.15		14.15		14.15		ns
Read Mode								
t _{RADSU}	Read Address Setup vs. RCLK		18.13		20.65		24.27	ns
t _{RADHD}	Read Address Hold vs. RCLK		0.00		0.00		0.00	ns
t _{RENSU}	Read Enable Setup vs. RCLK		18.13		20.65		24.27	ns
t _{RENHD}	Read Enable Hold vs. RCLK		0.00		0.00		0.00	ns
t _{RCK2RD1}	RCLK-To-OUT (Pipelined)		12.08		13.76		16.17	ns
t _{RCK2RD2}	RCLK-To-OUT (Non-Pipelined)		12.83		14.62		17.18	ns
t _{RCLKH}	RCLK Minimum High Pulse Width	0.73		0.73		0.73		ns
t _{RCLKL}	RCLK Minimum Low Pulse Width	14.41		14.41		14.41		ns
t _{RCKP}	RCLK Minimum Period	15.14		15.14		15.14		ns

Note: Timing data for these sixteen cascaded RAM blocks uses a depth of 65,536. For all other combinations, use Microsemi's timing software.

2-94 Revision 18

Timing Characteristics




Figure 2-66 • FIFO Model




Figure 2-67 • FIFO Write Timing



Table 2-98 • One FIFO Block
Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T_J = 70°C

		-2 S	peed	-1 S	peed	Std S	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
FIFO Module	Timing							
t _{WSU}	Write Setup		11.40		12.98		15.26	ns
t_{WHD}	Write Hold		0.22		0.25		0.30	ns
t _{WCKH}	WCLK High		0.75		0.75		0.75	ns
t _{WCKL}	WCLK Low		0.88		0.88		0.88	ns
t _{WCKP}	Minimum WCLK Period	1.63		1.63		1.63		ns
t _{RSU}	Read Setup		11.63		13.25		15.58	ns
t _{RHD}	Read Hold		0.00		0.00		0.00	ns
t _{RCKH}	RCLK High		0.77		0.77		0.77	ns
t _{RCKL}	RCLK Low		0.93		0.93		0.93	ns
t _{RCKP}	Minimum RCLK period	1.70		1.70		1.70		ns
t _{CLRHF}	Clear High		0.00		0.00		0.00	ns
t _{CLR2FF}	Clear-to-flag (EMPTY/FULL)		1.92		2.18		2.57	ns
t _{CLR2AF}	Clear-to-flag (AEMPTY/AFULL)		4.39		5.00		5.88	ns
t _{CK2FF}	Clock-to-flag (EMPTY/FULL)		2.13		2.42		2.85	ns
t _{CK2AF}	Clock-to-flag (AEMPTY/AFULL)		5.04		5.75		6.75	ns
t _{RCK2RD1}	RCLK-To-OUT (Pipelined)		1.32		1.51		1.77	ns
t _{RCK2RD2}	RCLK-To-OUT (Non-Pipelined)		2.16		2.46		2.90	ns

Note: Timing data for this single block FIFO has a depth of 4,096. For all other combinations, use Microsemi's timing software.

2-102 Revision 18



Revision 18 2-111



AX125 Function	Pin Number
Bank 0	
IO00NB0F0	C5
IO00PB0F0	C4
IO01NB0F0	A3
IO01PB0F0	A2
IO02NB0F0	C7
IO02PB0F0	C6
IO03NB0F0	B5
IO03PB0F0	B4
IO04NB0F0	A5
IO04PB0F0	A4
IO05NB0F0	A7
IO05PB0F0	A6
IO06NB0F0	В7
IO06PB0F0	В6
IO07NB0F0/HCLKAN	C9
IO07PB0F0/HCLKAP	C8
IO08NB0F0/HCLKBN	B10
IO08PB0F0/HCLKBP	B9
Bank 1	
IO09NB1F1/HCLKCN	D11
IO09PB1F1/HCLKCP	D10
IO10NB1F1/HCLKDN	C12
IO10PB1F1/HCLKDP	C11
IO11NB1F1	A15
IO11PB1F1	A14
IO12NB1F1	B14
IO12PB1F1	B13
IO13NB1F1	A17
IO13PB1F1	A16
IO14NB1F1	D13
IO14PB1F1	D12
IO15NB1F1	C14
IO15PB1F1	C13
IO16NB1F1	B16

FG324	
AX125 Function	Pin Number
IO16PB1F1	C15
IO17NB1F1	E14
IO17PB1F1	E13
Bank 2	
IO18NB2F2	G14
IO18PB2F2	F14
IO19NB2F2	D16
IO19PB2F2	D15
IO20NB2F2	C18
IO20PB2F2	B18
IO21NB2F2	D17
IO21PB2F2	C17
IO22NB2F2	F17
IO22PB2F2	E17
IO23NB2F2	G16
IO23PB2F2	F16
IO24NB2F2	E18
IO24PB2F2	D18
IO25NB2F2	G18
IO25PB2F2	F18
IO26NB2F2	H17
IO26PB2F2	G17
IO27NB2F2	J16
IO27PB2F2	H16
IO28NB2F2	J18
IO28PB2F2	H18
IO29NB2F2	K17
IO29PB2F2	J17
Bank 3	
IO30NB3F3	N18
IO30PB3F3	M18
IO31NB3F3	L18
IO31PB3F3	K18
IO32NB3F3	L16
IO32PB3F3	L17

FG324	
1 0024	Pin
AX125 Function	Number
IO33NB3F3	R18
IO33PB3F3	P18
IO34NB3F3	N15
IO34PB3F3	M15
IO35NB3F3	M16
IO35PB3F3	M17
IO36NB3F3	P16
IO36PB3F3	N16
IO37NB3F3	R17
IO37PB3F3	P17
IO38NB3F3	N14
IO38PB3F3	M14
IO39NB3F3	U18
IO39PB3F3	T18
IO40NB3F3	R16
IO40PB3F3	T17
IO41NB3F3	P13
IO41PB3F3	P14
Bank 4	
IO42NB4F4	T13
IO42PB4F4	T14
IO43NB4F4	U15
IO43PB4F4	T15
IO44NB4F4	U13
IO44PB4F4	U14
IO45NB4F4	V15
IO45PB4F4	V16
IO46NB4F4	V13
IO46PB4F4	V14
IO47NB4F4	V12
IO47PB4F4	U12
IO48NB4F4	V10
IO48PB4F4	V11
IO49NB4F4/CLKEN	T10
IO49PB4F4/CLKEP	T11

Revision 18 3-17



AX1000 Function Pin Number GND A8 GND AC23 GND AC4 GND AD24 GND AB2 GND AE2 GND AF1 GND AF13 GND AF14 GND AF26 GND AF8 GND B2 GND B26 GND C24 GND G20 GND G7 GND H1 GND H19 GND H26 GND H3 GND H3 GND K10 GND K10 GND K11 GND K12 GND K14 GND K15 GND K16 GND K17 GND K17 GND K10 GND K10	FG676				
GND AC23 GND AC4 GND AD24 GND AD3 GND AE2 GND AE25 GND AF1 GND AF13 GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND K10 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K10	AX1000 Function	Pin Number			
GND AC4 GND AD24 GND AD3 GND AE2 GND AE25 GND AF1 GND AF13 GND AF14 GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G7 GND G7 GND H1 GND H26 GND H8 GND J18 GND K10 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17	GND	A8			
GND AD24 GND AD3 GND AE2 GND AF1 GND AF13 GND AF14 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J18 GND K10 GND K11 GND K12 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17 GND K10	GND	AC23			
GND AD3 GND AE2 GND AE25 GND AF1 GND AF13 GND AF14 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17 GND K17 GND K17	GND	AC4			
GND AE2 GND AE25 GND AF1 GND AF13 GND AF14 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C3 GND G20 GND G7 GND H1 GND H26 GND H3 GND J18 GND J18 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17 GND K17	GND	AD24			
GND AE25 GND AF1 GND AF13 GND AF14 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J18 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17 GND K17	GND	AD3			
GND AF1 GND AF13 GND AF14 GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J18 GND K10 GND K11 GND K12 GND K13 GND K14 GND K16 GND K17 GND K17 GND K17 GND K17 GND K17	GND	AE2			
GND AF13 GND AF14 GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND L10	GND	AE25			
GND AF14 GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G20 GND G7 GND H1 GND H19 GND H8 GND J18 GND J18 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND K17 GND K17	GND	AF1			
GND AF19 GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	AF13			
GND AF26 GND AF8 GND B2 GND B25 GND B26 GND C24 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	AF14			
GND AF8 GND B2 GND B25 GND B26 GND C24 GND C3 GND G7 GND H1 GND H19 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	AF19			
GND B2 GND B25 GND B26 GND C24 GND C3 GND G20 GND H1 GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	AF26			
GND B25 GND B26 GND C24 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	AF8			
GND B26 GND C24 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	B2			
GND C24 GND C3 GND G20 GND G7 GND H1 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	B25			
GND C3 GND G20 GND G7 GND H1 GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	B26			
GND G20 GND G7 GND H1 GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	C24			
GND G7 GND H1 GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17	GND	C3			
GND H1 GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	G20			
GND H19 GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K16	GND	G7			
GND H26 GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	H1			
GND H8 GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17	GND	H19			
GND J18 GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17	GND	H26			
GND J9 GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17	GND	H8			
GND K10 GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17	GND	J18			
GND K11 GND K12 GND K13 GND K14 GND K15 GND K16 GND K16 GND K17 GND L10	GND	J9			
GND K12 GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	K10			
GND K13 GND K14 GND K15 GND K16 GND K17 GND L10	GND	K11			
GND K14 GND K15 GND K16 GND K17 GND L10	GND	K12			
GND K15 GND K16 GND K17 GND L10	GND	K13			
GND K16 GND K17 GND L10	GND	K14			
GND K17 GND L10	GND	K15			
GND L10	GND	K16			
	GND	K17			
GND L11	GND	L10			
	GND	L11			

50070	
FG676	In:- Nob
AX1000 Function	Pin Number
GND	L12
GND	L13
GND	L14
GND	L15
GND	L16
GND	L17
GND	M10
GND	M11
GND	M12
GND	M13
GND	M14
GND	M15
GND	M16
GND	M17
GND	N1
GND	N10
GND	N11
GND	N12
GND	N13
GND	N14
GND	N15
GND	N16
GND	N17
GND	N26
GND	P1
GND	P10
GND	P11
GND	P12
GND	P13
GND	P14
GND	P15
GND	P16
GND	P17
GND	P26
GND	R10
GND	R11
	1

FG676				
AX1000 Function	Pin Number			
GND	R12			
GND	R13			
GND	R14			
GND	R15			
GND	R16			
GND	R17			
GND	T10			
GND	T11			
GND	T12			
GND	T13			
GND	T14			
GND	T15			
GND	T16			
GND	T17			
GND	U10			
GND	U11			
GND	U12			
GND	U13			
GND	U14			
GND	U15			
GND	U16			
GND	U17			
GND	V18			
GND	V9			
GND	W1			
GND	W19			
GND	W26			
GND	W8			
GND	Y20			
GND	Y7			
GND/LP	C2			
NC	A25			
NC	AC13			
NC	AC14			
NC	AF2			
NC	AF25			

Revision 18 3-49



CQ256				
AX2000 Function	Pin Number			
Bank 0				
IO01NB0F0	248			
IO01PB0F0	249			
IO04NB0F0	246			
IO04PB0F0	247			
IO05NB0F0	242			
IO05PB0F0	243			
IO08NB0F0	240			
IO08PB0F0	241			
Bank 0				
IO37NB0F3	234			
IO37PB0F3	235			
IO41NB0F3/HCLKAN	232			
IO41PB0F3/HCLKAP	233			
IO42NB0F3/HCLKBN	228			
IO42PB0F3/HCLKBP	229			
Bank 1 -	•			
IO43NB1F4/HCLKCN	220			
IO43PB1F4/HCLKCP	221			
IO44NB1F4/HCLKDN	216			
IO44PB1F4/HCLKDP	217			
Bank 1	1			
IO65NB1F6	210			
IO65PB1F6	211			
IO69NB1F6	208			
IO69PB1F6	209			
IO70NB1F6	199			
IO71NB1F6	204			
IO71PB1F6	205			
IO73NB1F6	202			
IO73PB1F6	203			
IO74NB1F6	197			
IO74PB1F6	198			
Bank 2				
IO87NB2F8	187			

CQ256			
AX2000 Function	Pin Number		
IO87PB2F8	188		
IO89PB2F8	186		
Bank 2			
IO107NB2F10	184		
IO107PB2F10	185		
IO110NB2F10	180		
IO110PB2F10	181		
IO111NB2F10	178		
IO111PB2F10	179		
IO112NB2F10	174		
IO112PB2F10	175		
IO113NB2F10	172		
IO113PB2F10	173		
IO114NB2F10	168		
IO114PB2F10	169		
IO115NB2F10	166		
IO115PB2F10	167		
IO117NB2F10	162		
IO117PB2F10	163		
Bank 3			
IO139NB3F13	158		
IO139PB3F13	159		
IO141NB3F13	154		
IO141PB3F13	155		
IO142NB3F13	152		
IO142PB3F13	153		
IO145NB3F13	148		
IO145PB3F13	149		
IO146NB3F13	146		
IO146PB3F13	147		
IO147NB3F13	140		
IO147PB3F13	141		
IO148NB3F13	142		
IO148PB3F13	143		
IO149NB3F13	136		

00050		
CQ256		
AX2000 Function	Pin Number	
IO149PB3F13	137	
Bank 3		
IO165NB3F15	135	
IO167NB3F15	133	
IO167PB3F15	134	
Bank 4		
IO181NB4F17	124	
IO181PB4F17	125	
IO182NB4F17	122	
IO182PB4F17	123	
IO183NB4F17	118	
IO183PB4F17	119	
IO184NB4F17	116	
IO184PB4F17	117	
IO190NB4F17	112	
IO190PB4F17	113	
IO192NB4F17	110	
IO192PB4F17	111	
Bank 4		
IO212NB4F19/CLKEN	104	
IO212PB4F19/CLKEP	105	
IO213NB4F19/CLKFN	100	
IO213PB4F19/CLKFP	101	
Bank 5		
IO214NB5F20/CLKGN	92	
IO214PB5F20/CLKGP	93	
IO215NB5F20/CLKHN	88	
IO215PB5F20/CLKHP	89	
Bank 5		
IO236NB5F22	82	
IO236PB5F22	83	
IO238NB5F22	80	
IO238PB5F22	81	
IO240NB5F22	76	
IO240PB5F22	77	



CQ352		
AX250 Function	Pin Number	
GND	21	
GND	27	
GND	33	
GND	39	
GND	45	
GND	51	
GND	57	
GND	63	
GND	69	
GND	75	
GND	81	
GND	88	
GND	89	
GND	97	
GND	103	
GND	109	
GND	115	
GND	121	
GND	133	
GND	145	
GND	151	
GND	157	
GND	163	
GND	169	
GND	176	
GND	177	
GND	186	
GND	192	
GND	198	
GND	204	
GND	210	
GND	216	
GND	222	
GND	228	
GND	234	

CQ352		
Pin		
AX250 Function	Number	
GND	240	
GND	246	
GND	252	
GND	258	
GND	264	
GND	265	
GND	274	
GND	280	
GND	286	
GND	292	
GND	298	
GND	310	
GND	322	
GND	330	
GND	334	
GND	340	
GND	345	
GND	352	
NC	91	
NC	117	
NC	130	
NC	131	
NC	148	
NC	174	
NC	268	
NC	294	
NC	307	
NC	308	
NC	327	
NC	328	
PRA	312	
PRB	311	
PRC	135	
PRD	134	
TCK	349	

CQ352		
Pin		
AX250 Function	Number	
TDI	348	
TDO	347	
TMS	350	
TRST	351	
VCCA	3	
VCCA	14	
VCCA	32	
VCCA	56	
VCCA	74	
VCCA	87	
VCCA	102	
VCCA	114	
VCCA	150	
VCCA	162	
VCCA	175	
VCCA	191	
VCCA	209	
VCCA	233	
VCCA	251	
VCCA	263	
VCCA	279	
VCCA	291	
VCCA	329	
VCCA	339	
VCCDA	2	
VCCDA	44	
VCCDA	90	
VCCDA	116	
VCCDA	132	
VCCDA	149	
VCCDA	178	
VCCDA	221	
VCCDA	266	
VCCDA	293	
VCCDA	309	



Package Pin Assignments

CQ352	T
AX500 Function	Pin Number
VCCDA	346
VCCIB0	321
VCCIB0	333
VCCIB0	344
VCCIB1	273
VCCIB1	285
VCCIB1	297
VCCIB2	227
VCCIB2	239
VCCIB2	245
VCCIB2	257
VCCIB3	185
VCCIB3	197
VCCIB3	203
VCCIB3	215
VCCIB4	144
VCCIB4	156
VCCIB4	168
VCCIB5	96
VCCIB5	108
VCCIB5	120
VCCIB6	50
VCCIB6	62
VCCIB6	68
VCCIB6	80
VCCIB7	8
VCCIB7	20
VCCIB7	26
VCCIB7	38
VCCPLA	317
VCCPLB	315
VCCPLC	303
VCCPLD	301
VCCPLE	140
VCCPLF	138

CQ352		
AX500 Function	Pin Number	
VCCPLG	126	
VCCPLH	124	
VCOMPLA	318	
VCOMPLB	316	
VCOMPLC	304	
VCOMPLD	302	
VCOMPLE	141	
VCOMPLF	139	
VCOMPLG	127	
VCOMPLH	125	
VPUMP	267	

3-106 Revision 18



CG624		CG624		CG624	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
IO63PB1F5	G18	IO84NB2F7	M20	IO105NB3F9	R23
Bank 2	•	IO84PB2F7	M21	IO105PB3F9	P23
IO64NB2F6	M17	IO86NB2F8	E25	IO106NB3F9	R19
IO64PB2F6	G22	IO86PB2F8	D25	IO106PB3F9	R20
IO65NB2F6	J21	IO87NB2F8	L24	IO107NB3F10	AB24
IO65PB2F6	J20	IO87PB2F8	K24	IO108NB3F10	R25
IO66NB2F6	L23	IO88NB2F8	G24	IO108PB3F10	P25
IO66PB2F6	K20	IO88PB2F8	F24	IO109NB3F10	U25
IO67NB2F6	F23	IO89NB2F8	J25	IO109PB3F10	T25
IO67PB2F6	E23	IO90NB2F8	G25	IO110NB3F10	U24
IO68NB2F6	L18	IO90PB2F8	F25	IO110PB3F10	U23
IO68PB2F6	K18	IO91NB2F8	L25	IO112NB3F10	T24
IO70NB2F6	E24	IO91PB2F8	K25	IO112PB3F10	R24
IO70PB2F6	D24	IO92NB2F8	J24	IO113NB3F10	Y25
IO71NB2F6	H23	IO92PB2F8	H24	IO113PB3F10	W25
IO71PB2F6	G23	IO93PB2F8	J23	IO114NB3F10	V23
IO72NB2F6	L19	IO94NB2F8	N24	IO114PB3F10	V24
IO72PB2F6	K19	IO94PB2F8	M24	IO116NB3F10	AA24
IO74NB2F7	J22	IO95NB2F8	N25	IO116PB3F10	Y24
IO74PB2F7	H22	IO95PB2F8	M25	IO117NB3F10	AB25
IO75NB2F7	N23	Bank 3	1	IO117PB3F10	AA25
IO75PB2F7	M23	IO96NB3F9	T18	IO118NB3F11	T20
IO76NB2F7	N17	IO96PB3F9	R18	IO118PB3F11	R21
IO76PB2F7	N16	IO97NB3F9	N20	IO120NB3F11	W22
IO77NB2F7	L22	IO97PB3F9	P24	IO120PB3F11	W23
IO77PB2F7	K22	IO98NB3F9	P20	IO122NB3F11	V22
IO78NB2F7	M19	IO98PB3F9	P19	IO122PB3F11	U22
IO78PB2F7	M18	IO99NB3F9	P21	IO124NB3F11	Y23
IO79NB2F7	N19	IO100NB3F9	T22	IO124PB3F11	AA23
IO79PB2F7	N18	IO100PB3F9	W24	IO126NB3F11	V21
IO80NB2F7	L21	IO101NB3F9	R22	IO126PB3F11	U21
IO80PB2F7	L20	IO101PB3F9	P22	IO128NB3F11	Y22
IO82NB2F7	P18	IO102NB3F9	U19	IO128PB3F11	Y21
IO82PB2F7	P17	IO102PB3F9	T19	Bank 4	-
IO83NB2F7	N22	IO104NB3F9	V20	IO129NB4F12	W20
IO83PB2F7	M22	IO104PB3F9	U20	IO129PB4F12	Y20

Revision 18 3-117



Package Pin Assignments

CG624		CG624		CG624	
AX1000 Function	Pin Number	AX1000 Function	Pin Number	AX1000 Function	Pin Number
IO131NB4F12	V19	IO153NB4F14	Y15	IO173PB5F16	Y11
IO131PB4F12	W19	IO153PB4F14	Y16	IO174NB5F16	AB10
IO133NB4F12	Y18	IO155NB4F14	V15	IO174PB5F16	AB11
IO133PB4F12	Y19	IO155PB4F14	V16	IO175NB5F16	AC9
IO135NB4F12	W18	IO156NB4F14	AB14	IO175PB5F16	AE9
IO135PB4F12	V18	IO156PB4F14	AB15	IO177NB5F16	AA8
IO137NB4F12	Y17	IO157NB4F14	AE14	IO177PB5F16	Y8
IO137PB4F12	AA17	IO157PB4F14	AC18	IO178NB5F16	Y6
IO138NB4F12	AB19	IO158NB4F14	AC15	IO178PB5F16	W6
IO138PB4F12	AB18	IO158PB4F14	AC19	IO179NB5F16	Y10
IO139NB4F13	AA19	IO159NB4F14/CLKEN	W14	IO179PB5F16	W10
IO139PB4F13	U18	IO159PB4F14/CLKEP	W15	IO180NB5F16	Y7
IO140NB4F13	AC20	IO160NB4F14/CLKFN	AC13	IO180PB5F16	W7
IO140PB4F13	AC21	IO160PB4F14/CLKFP	AD13	IO181NB5F17	AD9
IO141NB4F13	AD17	Bank 5		IO181PB5F17	AD10
IO141PB4F13	AD18	IO161NB5F15/CLKGN	W13	IO182NB5F17	AE10
IO142NB4F13	AD21	IO161PB5F15/CLKGP	Y13	IO182PB5F17	AE11
IO142PB4F13	AD22	IO162NB5F15/CLKHN	AC12	IO183NB5F17	AD7
IO143NB4F13	AB17	IO162PB5F15/CLKHP	AD12	IO183PB5F17	AD8
IO143PB4F13	AC17	IO163NB5F15	V9	IO184NB5F17	AB9
IO144PB4F13	AE22	IO163PB5F15	V10	IO185NB5F17	AE6
IO145NB4F13	AE15	IO164NB5F15	V11	IO185PB5F17	AE7
IO145PB4F13	AE16	IO164PB5F15	T13	IO186NB5F17	AE4
IO146NB4F13	AD19	IO165NB5F15	U13	IO186PB5F17	AE5
IO146PB4F13	AD20	IO165PB5F15	V13	IO187NB5F17	AA9
IO147NB4F13	AD15	IO167NB5F15	W11	IO187PB5F17	Y9
IO147PB4F13	AD16	IO167PB5F15	W12	IO188NB5F17	U8
IO148PB4F13	AE21	IO168NB5F15	AB6	IO189NB5F17	AD5
IO149NB4F13	AD14	IO168PB5F15	AA6	IO189PB5F17	AD6
IO149PB4F13	AC14	IO169NB5F15	V8	IO191NB5F17	AC5
IO150NB4F13	AE19	IO169PB5F15	V7	IO191PB5F17	AC6
IO150PB4F13	AE20	IO171NB5F16	W8	IO192NB5F17	AB7
IO151NB4F13	V17	IO171PB5F16	W9	IO192PB5F17	AC7
IO151PB4F13	W17	IO172NB5F16	AB8	Bank 6	-
IO152NB4F14	AB16	IO172PB5F16	AC8	IO193NB6F18	U6
IO152PB4F14	W16	IO173NB5F16	AA11	IO193PB6F18	U5

3-118 Revision 18



Package Pin Assignments

CG624		
AX2000 Function	Pin Number	
Bank 0		
IO00NB0F0	D7*	
IO00PB0F0	E7*	
IO01NB0F0	G7	
IO01PB0F0	G6	
IO02NB0F0	B5	
IO02PB0F0	B4	
IO04PB0F0	C7	
IO05NB0F0	F8	
IO05PB0F0	F7	
IO06NB0F0	H8	
IO06PB0F0	H7	
IO11NB0F0	J8	
IO11PB0F0	J7	
IO12PB0F1	B6	
IO13NB0F1	E9*	
IO13PB0F1	D8*	
IO15NB0F1	C9	
IO15PB0F1	C8	
IO16NB0F1	A5	
IO16PB0F1	A4	
IO17NB0F1	D10	
IO17PB0F1	D9	
IO18NB0F1	A7	
IO18PB0F1	A6	
IO19NB0F1	G9	
IO19PB0F1	G8	
IO20PB0F1	B7	
IO23NB0F2	F10	
IO23PB0F2	F9	
IO26NB0F2	C11*	
IO26PB0F2	B8*	

CG624		
AX2000 Function	Pin Number	
IO27NB0F2	H10	
IO27PB0F2	H9	
IO28NB0F2	A9	
IO28PB0F2	В9	
IO30NB0F2	B11	
IO30PB0F2	B10	
IO31NB0F2	E11	
IO31PB0F2	F11	
IO33NB0F2	D12	
IO33PB0F2	D11	
IO34NB0F3	A11	
IO34PB0F3	A10	
IO37NB0F3	J13	
IO37PB0F3	K13	
IO38NB0F3	H11	
IO38PB0F3	G11	
IO40PB0F3	B12	
IO41NB0F3/HCLKAN	G13	
IO41PB0F3/HCLKAP	G12	
IO42NB0F3/HCLKBN	C13	
IO42PB0F3/HCLKBP	C12	
Bank 1		
IO43NB1F4/HCLKCN	G15	
IO43PB1F4/HCLKCP	G14	
IO44NB1F4/HCLKDN	B14	
IO44PB1F4/HCLKDP	B13	
IO45NB1F4	H13	
IO47NB1F4	D14	
IO47PB1F4	C14	
IO48NB1F4	A16	
IO48PB1F4	A15	
IO49PB1F4	H15	

CG624		
AX2000 Function	Pin Number	
IO51NB1F4	E15	
IO51PB1F4	F15	
IO52NB1F4	A17	
IO55NB1F5	G16	
IO55PB1F5	H16	
IO56NB1F5	A20	
IO56PB1F5	A19	
IO57NB1F5	D16	
IO57PB1F5	D15	
IO58NB1F5	A22	
IO58PB1F5	A21	
IO59NB1F5	F16	
IO61NB1F5	G17	
IO61PB1F5	H17	
IO62NB1F5	B17	
IO62PB1F5	B16	
IO63NB1F5	H18	
IO65NB1F6	C17	
IO66PB1F6	B18	
IO67NB1F6	J18	
IO67PB1F6	J19	
IO68NB1F6	B20	
IO68PB1F6	B19	
IO69NB1F6	E17	
IO69PB1F6	F17	
IO70NB1F6	B22	
IO70PB1F6	B21	
IO71PB1F6	G18	
IO73NB1F6	G19	
IO74NB1F6	C19	
IO74PB1F6	C18	
IO75NB1F6	D18	
Note: *Not routed on th		

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.

Recommended to be used as a single-ended I/O.

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

3-122 Revision 18



Axcelerator Family FPGAs

CG624		
AX2000 Function	Pin Number	АХ
GND	M11	
GND	M12	
GND	M13	
GND	M14	
GND	M15	
GND	N11	
GND	N12	
GND	N13	
GND	N14	
GND	N15	
GND	P11	
GND	P12	
GND	P13	
GND	P14	
GND	P15	
GND	R11	
GND	R12	
GND	R13	
GND	R14	
GND	R15	
GND	T21	
GND	T23	
GND	T3	
GND	T5	
GND	V1	
GND	V25	
GND	V5	
PRA	F13	
PRB	A13	
PRC	AB12	
PRD	AE13	
TCK	F5	
т		

CG624		
AX2000 Function	Pin Number	
TDI	C5	
TDO	F6	
TMS	D6	
TRST	E6	
VCCA	AB20	
VCCA	F22	
VCCA	F4	
VCCA	J17	
VCCA	J9	
VCCA	K10	
VCCA	K11	
VCCA	K15	
VCCA	K16	
VCCA	L10	
VCCA	L16	
VCCA	R10	
VCCA	R16	
VCCA	T10	
VCCA	T11	
VCCA	T15	
VCCA	T16	
VCCA	U17	
VCCA	U9	
VCCA	Y4	
VCCDA	A12	
VCCDA	A14	
VCCDA	AA13	
VCCDA	AA15	
VCCDA	AA20	
VCCDA	AA7	
VCCDA	AB13	
VCCDA	AC11	
Note: *Not routed on the same		

	_			
CG624				
AX2000 Function	Pin Number			
VCCDA	AD11			
VCCDA	AD4			
VCCDA	AE12			
VCCDA	AE17			
VCCDA	B15			
VCCDA	C15			
VCCDA	C6			
VCCDA	D13			
VCCDA	E13			
VCCDA	E19			
VCCDA	F21			
VCCDA	G10			
VCCDA	G5			
VCCDA	N21			
VCCDA	N5			
VCCDA	W21			
VCCIB0	A3			
VCCIB0	В3			
VCCIB0	C4			
VCCIB0	D5			
VCCIB0	J10			
VCCIB0	J11			
VCCIB0	K12			
VCCIB1	A23			
VCCIB1	B23			
VCCIB1	C22			
VCCIB1	D21			
VCCIB1	J15			
VCCIB1	J16			
VCCIB1	K14			
VCCIB2	C24			
VCCIB2	C25			
Note: *Not routed o				

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.

Recommended to be used as a single-ended I/O.

Note: *Not routed on the same package layer and to adjacent LGA pads as its differential pair complement.
Recommended to be used as a single-ended I/O.



Revision	Changes	Page
Revision 12 (v2.4)		
	Table 2-3 was updated.	2
Revision 11 (v2.3)	The "Packaging Data" section is new.	iv
	Table 2-2 was updated.	2-1
	"VCCDA Supply Voltage" was updated.	2-9
	"PRA/B/C/D Probe A, B, C and D" was updated.	2-10
	The "User I/Os" was updated.	2-11
Revision 10	Figure 1-3 was updated.	1-2
(v2.2)	Table 2-2 was updated.	2-1
	The "Power-Up/Down Sequence" section was updated.	2-1
	Table 2-4 was updated.	2-3
	Table 2-5 was updated.	2-4
	The "Timing Characteristics" section was added.	2-7
	Table 2-7 was updated.	2-7
	Figure 2-1 was updated.	2-8
	The External Setup and Clock-to-Out (Pad-to-Pad) equations in the "Hardwired Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated.	2-8
	The External Setup and Clock-to-Out (Pad-to-Pad) in the "Routed Clock – Using LVTTL 24 mA High Slew Clock I/O" section were updated.	2-8
	The "Global Pins" section was updated.	2-10
	The "User I/Os" section was updated.	2-11
	Table 2-17 was updated.	2-19
	Figure 2-8 was updated.	2-20
	Figure 2-13 and Figure 2-14 were updated.	2-24
	The following timing parameters were renamed in I/O timing characteristic tables from Table 2-22 to Table 2-60:	2-26 to 2-52
	t _{IOCLKQ} > t _{ICLKQ}	
	t _{IOCLKY} > t _{OCLKQ}	
	Timing numbers were updated from Table 2-22 to Table 2-78.	2-26 to 2-69
	The "R-Cell" section was updated.	2-58
	Figure 2-59 was updated.	2-89
	Figure 2-60 was updated.	2-89
	Figure 2-67 was updated.	2-100
	Figure 2-68 was updated.	2-101
	Table 2-89 to Table 2-93 were updated.	2-90 to 2-94
	Table 2-98 to Table 2-102 were updated.	2-102 to 2-106

Revision 18 4-3



Datasheet Information

Revision	Changes	Page
Revision 10 (continued)	The "TRST" section was updated.	2-107
	The "Global Set Fuse" section was added.	2-109
	A footnote was added to "FG896" for the AX2000 regarding pins AB1, AE2, G1, and K2.	3-52
	Pinouts for the AX250, AX500, and AX1000 were added for "CQ352".	3-98
	Pinout for the AX1000 was added for "CG624".	3-115
Revision 9	Table 2-79 was updated.	2-69
(v2.1)	The "Low Power Mode" section was updated.	2-106
Revision 8 (v2.0)	Table 1 has been updated.	i
	The "Ordering Information" section has been updated.	ii
	The "Device Resources" section has been updated.	ii
	The "Temperature Grade Offerings" section is new.	iii
	The "Speed Grade and Temperature Grade Matrix" section has been updated.	iii
	Table 2-9 has been updated.	2-12
	Table 2-10 has been updated.	2-12
	Table 2-1 has been updated.	2-1
	Table 2-2 has been updated.	2-1
	Table 2-3 has been updated.	2-2
	Table 2-4 has been updated.	2-3
	Table 2-5 has been updated.	2-4
	The "Power Estimation Example" section has been updated.	2-5
	The "Thermal Characteristics" section has been updated.	2-6
	The "Package Thermal Characteristics" section has been updated.	2-6
	The "Timing Characteristics" section has been updated.	2-7
	The "Pin Descriptions" section has been updated.	2-9
	Timing numbers have been updated from the "3.3 V LVTTL" section to the "Timing Characteristics" section. Many AC Loads were updated as well.	2-25 to 2-59
	Timing characteristics for the "Hardwired Clocks" and "Routed Clocks" sections were updated.	2-66, 2-68
	Table 2-89 to Table 2-92 and Table 2-98 to Table 2-99 were updated.	2-90 to 2-93, 2-102 to 2-103
	The following sections were updated: "Low Power Mode", "Interface", "Data Registers (DRs)", "Security", "Silicon Explorer II Propo Interface" and "Programming"	2-106 to 2-110
	Explorer II Probe Interface", and "Programming" In the "PQ208" (AX500) section, pins 2, 52, and 156 changed from V_{CCDA} to V_{CCA} . For pins 170 and 171, the I/O names refer to pair 23 instead of 24.	3-84

4-4 Revision 18