



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                             |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                      |
| Number of LABs/CLBs            | 4224                                                                                                                                                        |
| Number of Logic Elements/Cells | -                                                                                                                                                           |
| Total RAM Bits                 | 55296                                                                                                                                                       |
| Number of I/O                  | 138                                                                                                                                                         |
| Number of Gates                | 250000                                                                                                                                                      |
| Voltage - Supply               | 1.425V ~ 1.575V                                                                                                                                             |
| Mounting Type                  | Surface Mount                                                                                                                                               |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                           |
| Package / Case                 | 256-LBGA                                                                                                                                                    |
| Supplier Device Package        | 256-FPBGA (17x17)                                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/ax250-fg256i">https://www.e-xfl.com/product-detail/microchip-technology/ax250-fg256i</a> |

## User I/Os<sup>2</sup>

### Introduction

The Axcelerator family features a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) with its bank-selectable I/Os. Table 2-8 on page 2-12 contains the I/O standards supported by the Axcelerator family, and Table 2-10 on page 2-12 compares the features of the different I/O standards.

Each I/O provides programmable slew rates, drive strengths, and weak pull-up and weak pull-down circuits. The slew rate setting is effective for both rising and falling edges.

I/O standards, except 3.3 V PCI and 3.3 V PCI-X, are capable of hot insertion. 3.3 V PCI and 3.3 V PCI-X are 5 V tolerant with the aid of an external resistor.

The input buffer has an optional user-configurable delay element. The element can reduce or eliminate the hold time requirement for input signals registered within the I/O cell. The value for the delay is set on a bank-wide basis. Note that the delay WILL be a function of process variations as well as temperature and voltage changes.

Each I/O includes three registers: an input (InReg), an output (OutReg), and an enable register (EnReg). I/Os are organized into banks, and there are eight banks per device—two per side (Figure 2-6 on page 2-18). Each I/O bank has a common VCCI, the supply voltage for its I/Os.

For voltage-referenced I/Os, each bank also has a common reference-voltage bus, VREF. While VREF must have a common voltage for an entire I/O bank, its location is user-selectable. In other words, any user I/O in the bank can be selected to be a VREF.

The location of the VREF pin should be selected according to the following rules:

- Any pin that is assigned as a VREF can control a maximum of eight user I/O pad locations in each direction (16 total maximum) within the same I/O bank.
- I/O pad locations listed as no connects are counted as part of the 16 maximum. In many cases, this leads to fewer than eight user I/O package pins in each direction being controlled by a VREF pin.
- Dedicated I/O pins such as GND and VCCI are counted as part of the 16.
- The two user I/O pads immediately adjacent on each side of the VREF pin (four in total) may only be used as inputs. The exception is when there is a VCCI/GND pair separating the VREF pin and the user I/O pad location.
- The user does not need to assign VREF pins for OUTBUF and TRIBUF. VREF pins are needed only for input and bidirectional I/Os.

The differential amplifier supply voltage VCCDA should be connected to 3.3 V.

A user can gain access to the various I/O standards in three ways:

- Instantiate specific library macros that represent the desired specific standard.
- Use generic I/O macros and then use Designer's PinEditor to specify the desired I/O standards (please note that this is not applicable to differential standards).
- A combination of the first two methods.

Refer to the *I/O Features in Axcelerator Family Devices* application note and the *Antifuse Macro Library Guide* for more details.

---

2. Do not use an external resistor to pull the I/O above  $V_{CCI}$  for a higher logic "1" voltage level. The desired higher logic "1" voltage level will be degraded due to a small I/O current, which exists when the I/O is pulled up above  $V_{CCI}$ .

## I/O Banks and Compatibility

Since each I/O bank has its own user-assigned input reference voltage (VREF) and an input/output supply voltage (VCCI), only I/Os with compatible standards can be assigned to the same bank.

Table 2-11 shows the compatible I/O standards for a common VREF (for voltage-referenced standards). Similarly, Table 2-12 shows compatible standards for a common VCCI.

**Table 2-11 • Compatible I/O Standards for Different VREF Values**

| VREF   | Compatible Standards         |
|--------|------------------------------|
| 1.5 V  | SSTL 3 (Class I and II)      |
| 1.25 V | SSTL 2 (Class I and II)      |
| 1.0 V  | GTL+ (2.5V and 3.3V Outputs) |
| 0.75 V | HSTL (Class I)               |

**Table 2-12 • Compatible I/O Standards for Different VCCI Values**

| VCCI <sup>1</sup> | Compatible Standards                                        | VREF |
|-------------------|-------------------------------------------------------------|------|
| 3.3 V             | LVTTL, PCI, PCI-X, LVPECL, GTL+ 3.3 V                       | 1.0  |
| 3.3 V             | SSTL 3 (Class I and II), LVTTL, PCI, LVPECL                 | 1.5  |
| 2.5 V             | LVC MOS 2.5 V, GTL+ 2.5 V, LVDS <sup>2</sup>                | 1.0  |
| 2.5 V             | LVC MOS 2.5 V, SSTL 2 (Classes I and II), LVDS <sup>2</sup> | 1.25 |
| 1.8 V             | LVC MOS 1.8 V                                               | N/A  |
| 1.5 V             | LVC MOS 1.5 V, HSTL Class I                                 | 0.75 |

Notes:

1. VCCI is used for both inputs and outputs
2. VCCI tolerance is  $\pm 5\%$

Table 2-13 summarizes the different combinations of voltages and I/O standards that can be used together in the same I/O bank.

**Table 2-13 • Legal I/O Usage Matrix**

| I/O Standard                             | LVTTTL 3.3 V | LVC MOS 2.5 V | LVC MOS 1.8 V | LVC MOS 1.5 V (JESD8-11) | 3.3V PCI/PCI-X | GTL + (3.3 V) | GTL + (2.5 V) | HSTL Class I (1.5V) | SSTL2 Class I & II (2.5 V) | SSTL3 Class I & II (3.3 V) | LVDS (2.5 V) | LVPECL (3.3 V) |
|------------------------------------------|--------------|---------------|---------------|--------------------------|----------------|---------------|---------------|---------------------|----------------------------|----------------------------|--------------|----------------|
| LVTTTL 3.3 V (VREF=1.0 V)                | ✓            | –             | –             | –                        | ✓              | ✓             | –             | –                   | –                          | –                          | –            | ✓              |
| LVTTTL 3.3 V (VREF=1.5 V)                | ✓            | –             | –             | –                        | ✓              | –             | –             | –                   | –                          | ✓                          | –            | ✓              |
| LVC MOS 2.5 V (VREF=1.0 V)               | –            | ✓             | –             | –                        | –              | –             | ✓             | –                   | –                          | –                          | ✓            | –              |
| LVC MOS 2.5 V (VREF=1.25V)               | –            | ✓             | –             | –                        | –              | –             | –             | –                   | ✓                          | –                          | ✓            | –              |
| LVC MOS 1.8 V                            | –            | –             | ✓             | –                        | –              | –             | –             | –                   | –                          | –                          | –            | –              |
| LVC MOS 1.5 V (VREF = 1.75 V) (JESD8-11) | –            | –             | –             | ✓                        | –              | –             | –             | ✓                   | –                          | –                          | –            | –              |
| 3.3 V PCI/PCI-X (VREF = 1.0 V)           | ✓            | –             | –             | –                        | ✓              | ✓             | –             | –                   | –                          | –                          | –            | ✓              |
| 3.3 V PCI/PCI-X (VREF= 1.5 V)            | ✓            | –             | –             | –                        | ✓              | –             | –             | –                   | –                          | ✓                          | –            | ✓              |
| GTL + (3.3 V)                            | ✓            | –             | –             | –                        | ✓              | ✓             | –             | –                   | –                          | –                          | –            | ✓              |
| GTL + (2.5 V)                            | –            | ✓             | –             | –                        | –              | –             | ✓             | –                   | –                          | –                          | –            | –              |
| HSTL Class I                             | –            | –             | –             | ✓                        | –              | –             | –             | ✓                   | –                          | –                          | –            | –              |
| SSTL2 Class I & II                       | –            | ✓             | –             | –                        | –              | –             | –             | –                   | ✓                          | –                          | ✓            | –              |
| SSTL3 Class I & II                       | ✓            | –             | –             | –                        | ✓              | –             | –             | –                   | –                          | ✓                          | –            | ✓              |
| LVDS (VREF = 1.0 V)                      | –            | ✓             | –             | –                        | –              | –             | ✓             | –                   | –                          | –                          | ✓            | –              |
| LVDS (VREF = 1.25 V)                     | –            | ✓             | –             | –                        | –              | –             | –             | –                   | ✓                          | –                          | ✓            | –              |
| LVPECL (VREF = 1.0 V)                    | ✓            | –             | –             | –                        | ✓              | ✓             | –             | –                   | –                          | –                          | –            | ✓              |
| LVPECL (VREF = 1.5 V)                    | ✓            | –             | –             | –                        | ✓              | –             | –             | –                   | –                          | ✓                          | –            | ✓              |

Notes:

1. Note that GTL+ 2.5 V is not supported across the full military temperature range.
2. A "✓" indicates whether standards can be used within a bank at the same time.

Examples:

- a) LVTTTL can be used with 3.3V PCI and GTL+ (3.3V), when  $V_{REF} = 1.0V$  (GTL+ requirement).
- b) LVTTTL can be used with 3.3V PCI and SSTL3 Class I and II, when  $V_{REF} = 1.5V$  (SSTL3 requirement).

Note that two I/O standards are compatible if:

- Their VCCI values are identical.
- Their VREF standards are identical (if applicable).

For example, if LVTTTL 3.3 V (VREF= 1.0 V) is used, then the other available (i.e. compatible) I/O standards in the same bank are LVTTTL 3.3 V PCI/PCI-X, GTL+, and LVPECL.

Also note that when multiple I/O standards are used within a bank, the voltage tolerance will be limited to the minimum tolerance of all I/O standards used in the bank.

### Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential standards.

### Using the Voltage-Referenced I/O Standards


Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed in Designer.

### Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing very high-speed systems.

To implement a DDR, users need to:

1. Instantiate an input buffer (with the required I/O standard)
2. Instantiate the DDR\_REG macro (Figure 2-6)
3. Connect the output from the Input buffer to the input of the DDR macro



**Figure 2-6 • DDR Register**

### Macros for Specific I/O Standards


There are different macro types for any I/O standard or feature that determine the required VCCI and VREF voltages for an I/O. The generic buffer macros require the LVTTTL standard with slow slew rate and 24 mA-drive strength. LVTTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:


- CLKBUF: Clock Buffer
- HCLKBUF: Hardwired Clock Buffer
- INBUF: Input Buffer
- OUTBUF: Output Buffer
- TRIBUF: Tristate Buffer
- BIBUF: Bidirectional Buffer

Other macros include the following:

- Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential inputs (e.g. INBUF\_LVDS) or a pair of differential outputs (e.g. OUTBUF\_LVPECL).
- Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available only with TTL and LVCMOS thresholds. They can be used to model the behavior of the pull-up and pull-down resistors available in the architecture. Whenever an input pin is left unconnected, the output pin will either go high or low rather than unknown. This allows users to leave inputs unconnected without having the negative effect on simulation of propagating unknowns.
- DDR\_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to implement a double data rate register. Designer software will map it to the I/O module in the same way it maps the other registers to the I/O module.



**Figure 2-13 • Output Register Timing Characteristics**



**Figure 2-14 • Output Enable Register Timing Characteristics**

## Timing Characteristics

**Table 2-22 • 3.3 V LVTTL I/O Module**

Worst-Case Commercial Conditions  $V_{CCA} = 1.425\text{ V}$ ,  $V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$

|                                                               |                                                                           | –2 Speed |       | –1 Speed |       | Std Speed |       |       |
|---------------------------------------------------------------|---------------------------------------------------------------------------|----------|-------|----------|-------|-----------|-------|-------|
| Parameter                                                     | Description                                                               | Min.     | Max.  | Min.     | Max.  | Min.      | Max.  | Units |
| <b>LVTTL Output Drive Strength = 1 (8 mA) / Low Slew Rate</b> |                                                                           |          |       |          |       |           |       |       |
| $t_{DP}$                                                      | Input Buffer                                                              |          | 1.68  |          | 1.92  |           | 2.26  | ns    |
| $t_{PY}$                                                      | Output Buffer                                                             |          | 14.28 |          | 16.27 |           | 19.13 | ns    |
| $t_{ENZL}$                                                    | Enable to Pad Delay through the Output Buffer—Z to Low                    |          | 15.25 |          | 17.37 |           | 20.42 | ns    |
| $t_{ENZH}$                                                    | Enable to Pad Delay through the Output Buffer—Z to High                   |          | 14.26 |          | 16.24 |           | 19.09 | ns    |
| $t_{ENLZ}$                                                    | Enable to Pad Delay through the Output Buffer—Low to Z                    |          | 1.56  |          | 1.57  |           | 1.58  | ns    |
| $t_{ENHZ}$                                                    | Enable to Pad Delay through the Output Buffer—High to Z                   |          | 1.95  |          | 1.96  |           | 1.97  | ns    |
| $t_{IOCLKQ}$                                                  | Sequential Clock-to-Q for the I/O Input Register                          |          | 0.67  |          | 0.77  |           | 0.90  | ns    |
| $t_{IOCLKY}$                                                  | Clock-to-output Y for the I/O Output Register and the I/O Enable Register |          | 0.67  |          | 0.77  |           | 0.90  | ns    |
| $t_{SUD}$                                                     | Data Input Set-Up                                                         |          | 0.23  |          | 0.27  |           | 0.31  | ns    |
| $t_{SUE}$                                                     | Enable Input Set-Up                                                       |          | 0.26  |          | 0.30  |           | 0.35  | ns    |
| $t_{HD}$                                                      | Data Input Hold                                                           |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| $t_{HE}$                                                      | Enable Input Hold                                                         |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| $t_{CPWHL}$                                                   | Clock Pulse Width High to Low                                             | 0.39     |       | 0.39     |       | 0.39      |       | ns    |
| $t_{CPWLH}$                                                   | Clock Pulse Width Low to High                                             | 0.39     |       | 0.39     |       | 0.39      |       | ns    |
| $t_{WASYN}$                                                   | Asynchronous Pulse Width                                                  | 0.37     |       | 0.37     |       | 0.37      |       | ns    |
| $t_{REASYN}$                                                  | Asynchronous Recovery Time                                                |          | 0.13  |          | 0.15  |           | 0.17  | ns    |
| $t_{HASYN}$                                                   | Asynchronous Removal Time                                                 |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| $t_{CLR}$                                                     | Asynchronous Clear-to-Q                                                   |          | 0.23  |          | 0.27  |           | 0.31  | ns    |
| $t_{PRESET}$                                                  | Asynchronous Preset-to-Q                                                  |          | 0.23  |          | 0.27  |           | 0.31  | ns    |


## HSTL Class I

High-Speed Transceiver Logic is a general-purpose high-speed 1.5 V bus standard (EIA/JESD8-6). The Axcelerator devices support Class I. This requires a differential amplifier input buffer and a push-pull output buffer.

**Table 2-41 • DC Input and Output Levels**

| VIL     |            | VIH        |         | VOL     | VOH       | IOL | IOH |
|---------|------------|------------|---------|---------|-----------|-----|-----|
| Min., V | Max., V    | Min., V    | Max., V | Max., V | Min., V   | mA  | mA  |
| -0.3    | VREF – 0.1 | VREF + 0.1 | 3.6     | 0.4     | VCC – 0.4 | 8   | -8  |

## AC Loadings



**Figure 2-20 • AC Test Loads**

**Table 2-42 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ) (V) | C <sub>load</sub> (pF) |
|---------------|----------------|----------------------|----------------|------------------------|
| VREF – 0.5    | VREF + 0.5     | VREF                 | 0.75           | 20                     |

Note: \* Measuring Point = VTRIP

## Timing Characteristics

**Table 2-43 • 1.5 V HSTL Class I I/O Module**

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 1.425 V, T<sub>J</sub> = 70°C

|                                      |                                                                    | –2 Speed |      | –1 Speed |      | Std Speed |      | Units |
|--------------------------------------|--------------------------------------------------------------------|----------|------|----------|------|-----------|------|-------|
| Parameter                            | Description                                                        | Min.     | Max. | Min.     | Max. | Min.      | Max. |       |
| 1.5 V HSTL Class I I/O Module Timing |                                                                    |          |      |          |      |           |      |       |
| t <sub>DP</sub>                      | Input Buffer                                                       |          | 1.80 |          | 2.05 |           | 2.41 | ns    |
| t <sub>PY</sub>                      | Output Buffer                                                      |          | 4.90 |          | 5.58 |           | 6.56 | ns    |
| t <sub>CLKQ</sub>                    | Clock-to-Q for the I/O input register                              |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>OCLKQ</sub>                   | Clock-to-Q for the I/O output register and the I/O enable register |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>SUD</sub>                     | Data Input Set-Up                                                  |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>SUE</sub>                     | Enable Input Set-Up                                                |          | 0.26 |          | 0.30 |           | 0.35 | ns    |
| t <sub>HD</sub>                      | Data Input Hold                                                    |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>HE</sub>                      | Enable Input Hold                                                  |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CPWHL</sub>                   | Clock Pulse Width High to Low                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>CPWLH</sub>                   | Clock Pulse Width Low to High                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>WASYN</sub>                   | Asynchronous Pulse Width                                           | 0.37     |      | 0.37     |      | 0.37      |      | ns    |
| t <sub>REASYN</sub>                  | Asynchronous Recovery Time                                         |          | 0.13 |          | 0.15 |           | 0.17 | ns    |
| t <sub>HASYN</sub>                   | Asynchronous Removal Time                                          |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CLR</sub>                     | Asynchronous Clear-to-Q                                            |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>PRESET</sub>                  | Asynchronous Preset-to-Q                                           |          | 0.23 |          | 0.27 |           | 0.31 | ns    |

## SSTL2


Stub Series Terminated Logic for 2.5 V is a general-purpose 2.5 V memory bus standard (JESD8-9). The Axcelerator devices support both classes of this standard. This requires a differential amplifier input buffer and a push-pull output buffer.

### Class I

**Table 2-44 • DC Input and Output Levels**

| VIL     |            | VIH        |         | VOL         | VOH         | IOL | IOH  |
|---------|------------|------------|---------|-------------|-------------|-----|------|
| Min., V | Max., V    | Min., V    | Max., V | Max., V     | Min., V     | mA  | mA   |
| -0.3    | VREF - 0.2 | VREF + 0.2 | 3.6     | VREF - 0.57 | VREF + 0.57 | 7.6 | -7.6 |

### AC Loadings



**Figure 2-21 • AC Test Loads**

**Table 2-45 • AC Waveforms, Measuring Points, and Capacitive Loads**

| Input Low (V) | Input High (V) | Measuring Point* (V) | VREF (typ) (V) | C <sub>load</sub> (pF) |
|---------------|----------------|----------------------|----------------|------------------------|
| VREF - 0.75   | VREF + 0.75    | VREF                 | 1.25           | 30                     |

Note: \* Measuring Point = VTRIP

### Timing Characteristics

**Table 2-46 • 2.5 V SSTL2 Class I I/O Module**

Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 2.3 V, T<sub>J</sub> = 70°C

|                                              |                                                                    | -2 Speed |      | -1 Speed |      | Std Speed |      |       |
|----------------------------------------------|--------------------------------------------------------------------|----------|------|----------|------|-----------|------|-------|
| Parameter                                    | Description                                                        | Min.     | Max. | Min.     | Max. | Min.      | Max. | Units |
| <b>2.5 V SSTL2 Class I I/O Module Timing</b> |                                                                    |          |      |          |      |           |      |       |
| t <sub>DP</sub>                              | Input Buffer                                                       |          | 1.83 |          | 2.08 |           | 2.45 | ns    |
| t <sub>PY</sub>                              | Output Buffer                                                      |          | 2.39 |          | 2.72 |           | 3.20 | ns    |
| t <sub>CLKQ</sub>                            | Clock-to-Q for the I/O input register                              |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>OCLKQ</sub>                           | Clock-to-Q for the I/O output register and the I/O enable register |          | 0.67 |          | 0.77 |           | 0.90 | ns    |
| t <sub>SUD</sub>                             | Data Input Set-Up                                                  |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>SUE</sub>                             | Enable Input Set-Up                                                |          | 0.26 |          | 0.30 |           | 0.35 | ns    |
| t <sub>HD</sub>                              | Data Input Hold                                                    |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>HE</sub>                              | Enable Input Hold                                                  |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CPWHL</sub>                           | Clock Pulse Width High to Low                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>CPWLH</sub>                           | Clock Pulse Width Low to High                                      | 0.39     |      | 0.39     |      | 0.39      |      | ns    |
| t <sub>WASYN</sub>                           | Asynchronous Pulse Width                                           | 0.37     |      | 0.37     |      | 0.37      |      | ns    |
| t <sub>REASYN</sub>                          | Asynchronous Recovery Time                                         |          | 0.13 |          | 0.15 |           | 0.17 | ns    |
| t <sub>HASYN</sub>                           | Asynchronous Removal Time                                          |          | 0.00 |          | 0.00 |           | 0.00 | ns    |
| t <sub>CLR</sub>                             | Asynchronous Clear-to-Q                                            |          | 0.23 |          | 0.27 |           | 0.31 | ns    |
| t <sub>PRESET</sub>                          | Asynchronous Preset-to-Q                                           |          | 0.23 |          | 0.27 |           | 0.31 | ns    |

# Axcelerator Clock Management System

## Introduction

Each member of the Axcelerator family<sup>6</sup> contains eight phase-locked loop (PLL) blocks which perform the following functions:

- Programmable Delay (32 steps of 250 ps)
- Clock Skew Minimization
- Clock Frequency Synthesis


Each PLL has the following key features:

- Input Frequency Range – 14 to 200 MHz
- Output Frequency Range – 20 MHz to 1 GHz
- Output Duty Cycle Range – 45% to 55%
- Maximum Long-Term Jitter – 1% or 100ps (whichever is greater)
- Maximum Short-Term Jitter – 50ps + 1% of Output Frequency
- Maximum Acquisition Time (lock) – 20μs

## Physical Implementation

The eight PLL blocks are arranged in two groups of four. One group is located in the center of the northern edge of the chip, while the second group is centered on the southern edge. The northern group is associated with the four HCLK networks (e.g. PLLA can drive HCLKA), while the southern group is associated with the four CLK networks (e.g. PLLE can drive CLKE).

Each PLL cell is connected to two I/O pads and a PLL Cluster that interfaces with the FPGA core. Figure 2-48 illustrates a PLL block. The VCCPLL pin should be connected to a 1.5V power supply through a 250 Ω resistor. Furthermore, 0.1 μF and 10 μF decoupling capacitors should be connected across the VCCPLL and VCOMPPLL pins.




**Figure 2-48 • PLL Block Diagram**

Note: The VCOMPPLL pin should never be grounded (Figure 2-2 on page 2-9)!

The I/O pads associated with the PLL can also be configured for regular I/O functions except when it is used as a clock buffer. The I/O pads can be configured in all the modes available to the regular I/O pads in the same I/O bank. In particular, the [H]CLKxP pad can be configured as a differential pair,

6. AX2000-CQ256 does not support operation of the phase-locked loops. This is in order to support full pin compatibility with RTAX2000S/SL-CQ256.

Figure 2-63 illustrates flag generation.



**Figure 2-63 • ALMOST-EMPTY and ALMOST-FULL Logic**

The Verilog codes for the flags are:

```
assign AF = (DIFF[15:0] >= {AFVAL[7:0], 8'b00000000})?1:0;
assign AE = ({AEVAL[7:0], 8'b00000000} >= DIFF[15:0])?1:0;
```

The number of DIFF-bits active depends on the configuration depth and width (Table 2-95).

**Table 2-95 • Number of Available Configuration Bits**

| Number of Blocks | Block DxW | Number of AEVAL/AFVAL Bits |
|------------------|-----------|----------------------------|
| 1                | 1x1       | 4                          |
| 2                | 1x2       | 4                          |
| 2                | 2x1       | 5                          |
| 4                | 1x4       | 4                          |
| 4                | 2x2       | 5                          |
| 4                | 4x1       | 6                          |
| 8                | 1x8       | 4                          |
| 8                | 2x4       | 5                          |
| 8                | 4x2       | 6                          |
| 8                | 8x1       | 7                          |
| 16               | 1x16      | 4                          |
| 16               | 2x8       | 5                          |
| 16               | 4x4       | 6                          |
| 16               | 8x2       | 7                          |
| 16               | 16x1      | 8                          |

The active-high CLR pin is used to reset the FIFO to the empty state, which sets FULL and AFULL low, and EMPTY and AEMPTY high.

Assuming that the EMPTY flag is not set, new data is read from the FIFO when REN is valid on the active edge of the clock. Write and read transfers are described with timing requirements in "Timing Characteristics" on page 2-100.

**Table 2-99 • Two FIFO Blocks Cascaded**  
**Worst-Case Commercial Conditions VCCA = 1.425 V, VCCI = 3.0 V, T<sub>J</sub> = 70°C**

|                      |                              | –2 Speed |       | –1 Speed |       | Std Speed |       | Units |
|----------------------|------------------------------|----------|-------|----------|-------|-----------|-------|-------|
| Parameter            | Description                  | Min.     | Max.  | Min.     | Max.  | Min.      | Max.  |       |
| FIFO Module Timing   |                              |          |       |          |       |           |       |       |
| t <sub>WSU</sub>     | Write Setup                  |          | 13.75 |          | 15.66 |           | 18.41 | ns    |
| t <sub>WHD</sub>     | Write Hold                   |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| t <sub>WCKH</sub>    | WCLK High                    |          | 0.75  |          | 0.75  |           | 0.75  | ns    |
| t <sub>WCKL</sub>    | WCLK Low                     |          | 1.76  |          | 1.76  |           | 1.76  | ns    |
| t <sub>WCKP</sub>    | Minimum WCLK Period          | 2.51     |       | 2.51     |       | 2.51      |       | ns    |
| t <sub>RSU</sub>     | Read Setup                   |          | 14.33 |          | 16.32 |           | 19.19 | ns    |
| t <sub>RHD</sub>     | Read Hold                    |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| t <sub>RCKH</sub>    | RCLK High                    |          | 0.73  |          | 0.73  |           | 0.73  | ns    |
| t <sub>RCKL</sub>    | RCLK Low                     |          | 1.89  |          | 1.89  |           | 1.89  | ns    |
| t <sub>RCKP</sub>    | Minimum RCLK period          | 2.62     |       | 2.62     |       | 2.62      |       | ns    |
| t <sub>CLRHF</sub>   | Clear High                   |          | 0.00  |          | 0.00  |           | 0.00  | ns    |
| t <sub>CLR2FF</sub>  | Clear-to-flag (EMPTY/FULL)   |          | 1.92  |          | 2.18  |           | 2.57  | ns    |
| t <sub>CLR2AF</sub>  | Clear-to-flag (AEMPTY/AFULL) |          | 4.39  |          | 5.00  |           | 5.88  | ns    |
| t <sub>CK2FF</sub>   | Clock-to-flag (EMPTY/FULL)   |          | 2.13  |          | 2.42  |           | 2.85  | ns    |
| t <sub>CK2AF</sub>   | Clock-to-flag (AEMPTY/AFULL) |          | 5.04  |          | 5.75  |           | 6.75  | ns    |
| t <sub>RCK2RD1</sub> | RCLK-To-OUT (Pipelined)      |          | 1.43  |          | 1.63  |           | 1.92  | ns    |
| t <sub>RCK2RD2</sub> | RCLK-To-OUT (Nonpipelined)   |          | 2.26  |          | 2.58  |           | 3.03  | ns    |

*Note: Timing data for these two cascaded FIFO blocks uses a depth of 8,192. For all other combinations, use Microsemi's timing software.*

| FG676          |            |
|----------------|------------|
| AX500 Function | Pin Number |
| GND            | R10        |
| GND            | R11        |
| GND            | R12        |
| GND            | R13        |
| GND            | R14        |
| GND            | R15        |
| GND            | R16        |
| GND            | R17        |
| GND            | T10        |
| GND            | T11        |
| GND            | T12        |
| GND            | T13        |
| GND            | T14        |
| GND            | T15        |
| GND            | T16        |
| GND            | T17        |
| GND            | U10        |
| GND            | U11        |
| GND            | U12        |
| GND            | U13        |
| GND            | U14        |
| GND            | U15        |
| GND            | U16        |
| GND            | U17        |
| GND            | V18        |
| GND            | V9         |
| GND            | W1         |
| GND            | W19        |
| GND            | W26        |
| GND            | W8         |
| GND            | Y20        |
| GND            | Y7         |
| GND/LP         | C2         |
| NC             | A11        |
| NC             | A21        |

| FG676          |            |
|----------------|------------|
| AX500 Function | Pin Number |
| NC             | A22        |
| NC             | A24        |
| NC             | A25        |
| NC             | AA11       |
| NC             | AA19       |
| NC             | AA20       |
| NC             | AA4        |
| NC             | AA5        |
| NC             | AA6        |
| NC             | AA7        |
| NC             | AA8        |
| NC             | AA9        |
| NC             | AB1        |
| NC             | AB11       |
| NC             | AB17       |
| NC             | AB18       |
| NC             | AB19       |
| NC             | AB20       |
| NC             | AB8        |
| NC             | AB9        |
| NC             | AC1        |
| NC             | AC13       |
| NC             | AC14       |
| NC             | AC25       |
| NC             | AD1        |
| NC             | AD11       |
| NC             | AD16       |
| NC             | AD25       |
| NC             | AE1        |
| NC             | AF2        |
| NC             | AF25       |
| NC             | B11        |
| NC             | B24        |
| NC             | B4         |
| NC             | C16        |

| FG676          |            |
|----------------|------------|
| AX500 Function | Pin Number |
| NC             | C4         |
| NC             | D1         |
| NC             | D13        |
| NC             | D14        |
| NC             | D17        |
| NC             | D18        |
| NC             | D2         |
| NC             | D26        |
| NC             | D3         |
| NC             | D9         |
| NC             | E1         |
| NC             | E18        |
| NC             | E23        |
| NC             | E24        |
| NC             | E26        |
| NC             | E3         |
| NC             | E4         |
| NC             | E9         |
| NC             | F1         |
| NC             | F18        |
| NC             | F20        |
| NC             | F21        |
| NC             | F22        |
| NC             | F23        |
| NC             | F24        |
| NC             | F4         |
| NC             | F6         |
| NC             | F7         |
| NC             | G21        |
| NC             | G22        |
| NC             | H21        |
| NC             | H22        |
| NC             | H23        |
| NC             | H5         |
| NC             | H6         |

| FG676           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| VCCIB4          | W18        |
| VCCIB4          | Y17        |
| VCCIB4          | Y18        |
| VCCIB4          | Y19        |
| VCCIB5          | W10        |
| VCCIB5          | W11        |
| VCCIB5          | W12        |
| VCCIB5          | W13        |
| VCCIB5          | W9         |
| VCCIB5          | Y10        |
| VCCIB5          | Y8         |
| VCCIB5          | Y9         |
| VCCIB6          | P8         |
| VCCIB6          | R8         |
| VCCIB6          | T8         |
| VCCIB6          | U7         |
| VCCIB6          | U8         |
| VCCIB6          | V7         |
| VCCIB6          | V8         |
| VCCIB6          | W7         |
| VCCIB7          | H7         |
| VCCIB7          | J7         |
| VCCIB7          | J8         |
| VCCIB7          | K7         |
| VCCIB7          | K8         |
| VCCIB7          | L8         |
| VCCIB7          | M8         |
| VCCIB7          | N8         |
| VCOMPLA         | D12        |
| VCOMPLB         | G13        |
| VCOMPLC         | D15        |
| VCOMPLD         | F14        |
| VCOMPLE         | AD15       |
| VCOMPLF         | AB14       |
| VCOMPLG         | AD12       |

| FG676           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| VCOMPLH         | Y13        |
| VPUMP           | E22        |

| FG896           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| VCCIB2          | L22        |
| VCCIB2          | M21        |
| VCCIB2          | M22        |
| VCCIB2          | N21        |
| VCCIB2          | P21        |
| VCCIB2          | R21        |
| VCCIB3          | AA22       |
| VCCIB3          | AH29       |
| VCCIB3          | AH30       |
| VCCIB3          | T21        |
| VCCIB3          | U21        |
| VCCIB3          | V21        |
| VCCIB3          | W21        |
| VCCIB3          | W22        |
| VCCIB3          | Y21        |
| VCCIB3          | Y22        |
| VCCIB4          | AA16       |
| VCCIB4          | AA17       |
| VCCIB4          | AA18       |
| VCCIB4          | AA19       |
| VCCIB4          | AA20       |
| VCCIB4          | AB19       |
| VCCIB4          | AB20       |
| VCCIB4          | AB21       |
| VCCIB4          | AJ28       |
| VCCIB4          | AK28       |
| VCCIB5          | AA11       |
| VCCIB5          | AA12       |
| VCCIB5          | AA13       |
| VCCIB5          | AA14       |
| VCCIB5          | AA15       |
| VCCIB5          | AB10       |
| VCCIB5          | AB11       |
| VCCIB5          | AB12       |
| VCCIB5          | AJ3        |

| FG896           |            |
|-----------------|------------|
| AX1000 Function | Pin Number |
| VCCIB5          | AK3        |
| VCCIB6          | AA9        |
| VCCIB6          | AH1        |
| VCCIB6          | AH2        |
| VCCIB6          | T10        |
| VCCIB6          | U10        |
| VCCIB6          | V10        |
| VCCIB6          | W10        |
| VCCIB6          | W9         |
| VCCIB6          | Y10        |
| VCCIB6          | Y9         |
| VCCIB7          | C1         |
| VCCIB7          | C2         |
| VCCIB7          | K9         |
| VCCIB7          | L10        |
| VCCIB7          | L9         |
| VCCIB7          | M10        |
| VCCIB7          | M9         |
| VCCIB7          | N10        |
| VCCIB7          | P10        |
| VCCIB7          | R10        |
| VCOMPLA         | F14        |
| VCOMPLB         | J15        |
| VCOMPLC         | F17        |
| VCOMPLD         | H16        |
| VCOMPLE         | AF17       |
| VCOMPLF         | AD16       |
| VCOMPLG         | AF14       |
| VCOMPLH         | AB15       |
| VPUMP           | G24        |

| FG1152          |            | FG1152          |            | FG1152          |            |
|-----------------|------------|-----------------|------------|-----------------|------------|
| AX2000 Function | Pin Number | AX2000 Function | Pin Number | AX2000 Function | Pin Number |
| IO311NB7F29     | N3         | IO328PB7F30     | N9         | GND             | A33        |
| IO311PB7F29     | P3         | IO329NB7F30     | J4         | GND             | A4         |
| IO312NB7F29     | P7         | IO329PB7F30     | K4         | GND             | A8         |
| IO312PB7F29     | R7         | IO330NB7F30     | J5         | GND             | AA14       |
| IO313NB7F29     | P6         | IO330PB7F30     | K5         | GND             | AA15       |
| IO313PB7F29     | R6         | IO331NB7F30     | M10        | GND             | AA16       |
| IO314NB7F29     | M2         | IO331PB7F30     | M9         | GND             | AA17       |
| IO314PB7F29     | N2         | IO332NB7F31     | L8         | GND             | AA18       |
| IO315NB7F29     | N4         | IO332PB7F31     | M8         | GND             | AA19       |
| IO315PB7F29     | P4         | IO333NB7F31     | F2         | GND             | AA20       |
| IO316NB7F29     | R9         | IO333PB7F31     | F1         | GND             | AA21       |
| IO316PB7F29     | R8         | IO334NB7F31     | J6         | GND             | AB1        |
| IO317NB7F29     | N5         | IO334PB7F31     | K6         | GND             | AB13       |
| IO317PB7F29     | P5         | IO335NB7F31     | H4         | GND             | AB22       |
| IO318NB7F29     | R10        | IO335PB7F31     | H3         | GND             | AB34       |
| IO318PB7F29     | R11        | IO336NB7F31     | K7         | GND             | AC12       |
| IO319NB7F29     | L2         | IO336PB7F31     | L7         | GND             | AC23       |
| IO319PB7F29     | L1         | IO337NB7F31     | G4         | GND             | AC30       |
| IO320NB7F29     | N8         | IO337PB7F31     | G3         | GND             | AC5        |
| IO320PB7F29     | P8         | IO338NB7F31     | K9         | GND             | AD11       |
| IO321NB7F30     | M6         | IO338PB7F31     | L9         | GND             | AD24       |
| IO321PB7F30     | N6         | IO339NB7F31     | H6         | GND             | AD31       |
| IO322NB7F30     | P10        | IO339PB7F31     | H5         | GND             | AD4        |
| IO322PB7F30     | P9         | IO340NB7F31     | H7         | GND             | AE3        |
| IO323NB7F30     | L3         | IO340PB7F31     | J7         | GND             | AE32       |
| IO323PB7F30     | M3         | IO341NB7F31     | J8         | GND             | AF2        |
| IO324NB7F30     | M7         | IO341PB7F31     | K8         | GND             | AF33       |
| IO324PB7F30     | N7         | Dedicated I/O   |            | GND             | AG1        |
| IO325NB7F30     | K2         | GND             | A13        | GND             | AG27       |
| IO325PB7F30     | K1         | GND             | A2         | GND             | AG34       |
| IO326NB7F30     | G2         | GND             | A22        | GND             | AG8        |
| IO326PB7F30     | H2         | GND             | A27        | GND             | AH28       |
| IO327NB7F30     | L6         | GND             | A3         | GND             | AH7        |
| IO327PB7F30     | L5         | GND             | A31        | GND             | AJ29       |
| IO328NB7F30     | N10        | GND             | A32        | GND             | AJ6        |


| PQ208            |            |
|------------------|------------|
| AX500 Function   | Pin Number |
| <b>Bank 0</b>    |            |
| IO03NB0F0        | 198        |
| IO03PB0F0        | 199        |
| IO04NB0F0        | 197        |
| IO19NB0F1/HCLKAN | 191        |
| IO19PB0F1/HCLKAP | 192        |
| IO20NB0F1/HCLKBN | 185        |
| IO20PB0F1/HCLKBP | 186        |
| <b>Bank 1</b>    |            |
| IO21NB1F2/HCLKCN | 180        |
| IO21PB1F2/HCLKCP | 181        |
| IO22NB1F2/HCLKDN | 174        |
| IO22PB1F2/HCLKDP | 175        |
| IO23NB1F2        | 170        |
| IO23PB1F2        | 171        |
| IO37NB1F3        | 165        |
| IO37PB1F3        | 166        |
| IO39NB1F3        | 161        |
| IO39PB1F3        | 162        |
| IO41NB1F3        | 159        |
| IO41PB1F3        | 160        |
| <b>Bank 2</b>    |            |
| IO43NB2F4        | 151        |
| IO43PB2F4        | 153        |
| IO44NB2F4        | 152        |
| IO44PB2F4        | 154        |
| IO45PB2F4        | 148        |
| IO46NB2F4        | 146        |
| IO46PB2F4        | 147        |
| IO48NB2F4        | 144        |
| IO48PB2F4        | 145        |
| IO57NB2F5        | 139        |
| IO57PB2F5        | 140        |
| IO58PB2F5        | 141        |
| IO59NB2F5        | 137        |
| IO59PB2F5        | 138        |
| IO61NB2F5        | 132        |

| PQ208             |            |
|-------------------|------------|
| AX500 Function    | Pin Number |
| IO61PB2F5         | 134        |
| IO62NB2F5         | 131        |
| IO62PB2F5         | 133        |
| <b>Bank 3</b>     |            |
| IO63NB3F6         | 127        |
| IO63PB3F6         | 129        |
| IO64NB3F6         | 126        |
| IO64PB3F6         | 128        |
| IO66NB3F6         | 122        |
| IO66PB3F6         | 123        |
| IO68NB3F6         | 120        |
| IO68PB3F6         | 121        |
| IO77NB3F7         | 116        |
| IO77PB3F7         | 117        |
| IO79NB3F7         | 114        |
| IO79PB3F7         | 115        |
| IO81NB3F7         | 110        |
| IO81PB3F7         | 111        |
| IO82NB3F7         | 108        |
| IO82PB3F7         | 109        |
| IO83NB3F7         | 106        |
| IO83PB3F7         | 107        |
| <b>Bank 4</b>     |            |
| IO84PB4F8         | 103        |
| IO85NB4F8         | 100        |
| IO86NB4F8         | 101        |
| IO86PB4F8         | 102        |
| IO87NB4F8         | 96         |
| IO87PB4F8         | 97         |
| IO101NB4F9        | 91         |
| IO101PB4F9        | 92         |
| IO103NB4F9/CLKEN  | 87         |
| IO103PB4F9/CLKEP  | 88         |
| IO104NB4F9/CLKFN  | 81         |
| IO104PB4F9/CLKFP  | 82         |
| <b>Bank 5</b>     |            |
| IO105NB5F10/CLKGN | 76         |

| PQ208             |            |
|-------------------|------------|
| AX500 Function    | Pin Number |
| IO105PB5F10/CLKGP | 77         |
| IO106NB5F10/CLKHN | 70         |
| IO106PB5F10/CLKHP | 71         |
| IO107NB5F10       | 66         |
| IO107PB5F10       | 67         |
| IO119NB5F11       | 62         |
| IO121NB5F11       | 60         |
| IO121PB5F11       | 61         |
| IO123NB5F11       | 56         |
| IO123PB5F11       | 57         |
| IO125NB5F11       | 54         |
| IO125PB5F11       | 55         |
| <b>Bank 6</b>     |            |
| IO127NB6F12       | 47         |
| IO127PB6F12       | 49         |
| IO128NB6F12       | 48         |
| IO128PB6F12       | 50         |
| IO129NB6F12       | 42         |
| IO129PB6F12       | 43         |
| IO130PB6F12       | 44         |
| IO132NB6F12       | 40         |
| IO132PB6F12       | 41         |
| IO141NB6F13       | 35         |
| IO141PB6F13       | 36         |
| IO142PB6F13       | 37         |
| IO143NB6F13       | 33         |
| IO143PB6F13       | 34         |
| IO145NB6F13       | 28         |
| IO145PB6F13       | 30         |
| IO146NB6F13       | 27         |
| IO146PB6F13       | 29         |
| <b>Bank 7</b>     |            |
| IO147NB7F14       | 23         |
| IO147PB7F14       | 25         |
| IO148NB7F14       | 22         |
| IO148PB7F14       | 24         |
| IO150NB7F14       | 18         |

| CQ256           |            | CQ256                |            | CQ256           |            |
|-----------------|------------|----------------------|------------|-----------------|------------|
| AX2000 Function | Pin Number | AX2000 Function      | Pin Number | AX2000 Function | Pin Number |
| IO242NB5F22     | 74         | IO315PB7F29          | 21         | GND             | 121        |
| IO242PB5F22     | 75         | IO316NB7F29          | 18         | GND             | 128        |
| IO243NB5F22     | 70         | IO316PB7F29          | 19         | GND             | 129        |
| IO243PB5F22     | 71         | IO317NB7F29          | 14         | GND             | 132        |
| IO244NB5F22     | 68         | IO317PB7F29          | 15         | GND             | 139        |
| IO244PB5F22     | 69         | IO318NB7F29          | 12         | GND             | 145        |
| <b>Bank 6</b>   |            | IO318PB7F29          | 13         | GND             | 151        |
| IO257PB6F24     | 60         | IO320NB7F29          | 8          | GND             | 157        |
| IO258NB6F24     | 58         | IO320PB7F29          | 9          | GND             | 161        |
| IO258PB6F24     | 59         | <b>Bank 7</b>        |            | GND             | 165        |
| <b>Bank 6</b>   |            | IO341NB7F31          | 6          | GND             | 171        |
| IO279NB6F26     | 56         | IO341PB7F31          | 7          | GND             | 177        |
| IO279PB6F26     | 57         | <b>Dedicated I/O</b> |            | GND             | 183        |
| IO280NB6F26     | 52         | GND                  | 1          | GND             | 190        |
| IO280PB6F26     | 53         | GND                  | 5          | GND             | 192        |
| IO281NB6F26     | 50         | GND                  | 11         | GND             | 193        |
| IO281PB6F26     | 51         | GND                  | 17         | GND             | 201        |
| IO282NB6F26     | 46         | GND                  | 23         | GND             | 207        |
| IO282PB6F26     | 47         | GND                  | 29         | GND             | 213        |
| IO284NB6F26     | 44         | GND                  | 33         | GND             | 219        |
| IO284PB6F26     | 45         | GND                  | 37         | GND             | 225        |
| IO285NB6F26     | 40         | GND                  | 43         | GND             | 231        |
| IO285PB6F26     | 41         | GND                  | 49         | GND             | 239        |
| IO286NB6F26     | 38         | GND                  | 55         | GND             | 245        |
| IO286PB6F26     | 39         | GND                  | 62         | GND             | 256        |
| IO287NB6F26     | 34         | GND                  | 64         | PRA             | 227        |
| IO287PB6F26     | 35         | GND                  | 65         | PRB             | 226        |
| <b>Bank 7 9</b> |            | GND                  | 73         | PRC             | 99         |
| IO310NB7F29     | 30         | GND                  | 79         | PRD             | 98         |
| IO310PB7F29     | 31         | GND                  | 85         | TCK             | 253        |
| IO311NB7F29     | 26         | GND                  | 91         | TDI             | 252        |
| IO311PB7F29     | 27         | GND                  | 97         | TDO             | 250        |
| IO312NB7F29     | 24         | GND                  | 103        | TMS             | 254        |
| IO312PB7F29     | 25         | GND                  | 109        | TRST            | 255        |
| IO315NB7F29     | 20         | GND                  | 115        | VCCA            | 3          |

## CQ352



### Note

For Package Manufacturing and Environmental information, visit Resource center at <http://www.microsemi.com/soc/products/rescenter/package/index.html>.

| CQ352           |            |
|-----------------|------------|
| AX250 Function  | Pin Number |
| IO64PB4F4       | 167        |
| IO65NB4F4       | 170        |
| IO65PB4F4       | 171        |
| IO66NB4F4       | 164        |
| IO66PB4F4       | 165        |
| IO67NB4F4       | 160        |
| IO67PB4F4       | 161        |
| IO68NB4F4       | 158        |
| IO68PB4F4       | 159        |
| IO70NB4F4       | 154        |
| IO70PB4F4       | 155        |
| IO72NB4F4       | 152        |
| IO72PB4F4       | 153        |
| IO73NB4F4       | 146        |
| IO73PB4F4       | 147        |
| IO74NB4F4/CLKEN | 142        |
| IO74PB4F4/CLKEP | 143        |
| IO75NB4F4/CLKFN | 136        |
| IO75PB4F4/CLKFP | 137        |
| <b>Bank 5</b>   |            |
| IO76NB5F5/CLKGN | 128        |
| IO76PB5F5/CLKGP | 129        |
| IO77NB5F5/CLKHN | 122        |
| IO77PB5F5/CLKHP | 123        |
| IO78NB5F5       | 112        |
| IO78PB5F5       | 113        |
| IO79NB5F5       | 118        |
| IO79PB5F5       | 119        |
| IO80NB5F5       | 110        |
| IO80PB5F5       | 111        |
| IO82NB5F5       | 106        |
| IO82PB5F5       | 107        |
| IO84NB5F5       | 100        |
| IO84PB5F5       | 101        |
| IO85NB5F5       | 104        |

| CQ352          |            |
|----------------|------------|
| AX250 Function | Pin Number |
| IO85PB5F5      | 105        |
| IO86NB5F5      | 98         |
| IO86PB5F5      | 99         |
| IO87NB5F5      | 94         |
| IO87PB5F5      | 95         |
| IO89NB5F5      | 92         |
| IO89PB5F5      | 93         |
| <b>Bank 6</b>  |            |
| IO90PB6F6      | 86         |
| IO91NB6F6      | 84         |
| IO91PB6F6      | 85         |
| IO92NB6F6      | 78         |
| IO92PB6F6      | 79         |
| IO93NB6F6      | 82         |
| IO93PB6F6      | 83         |
| IO95NB6F6      | 76         |
| IO95PB6F6      | 77         |
| IO96NB6F6      | 72         |
| IO96PB6F6      | 73         |
| IO97NB6F6      | 70         |
| IO97PB6F6      | 71         |
| IO98NB6F6      | 66         |
| IO98PB6F6      | 67         |
| IO99NB6F6      | 64         |
| IO99PB6F6      | 65         |
| IO100NB6F6     | 60         |
| IO100PB6F6     | 61         |
| IO101NB6F6     | 58         |
| IO101PB6F6     | 59         |
| IO103NB6F6     | 54         |
| IO103PB6F6     | 55         |
| IO104NB6F6     | 52         |
| IO104PB6F6     | 53         |
| IO105NB6F6     | 48         |
| IO105PB6F6     | 49         |

| CQ352                |            |
|----------------------|------------|
| AX250 Function       | Pin Number |
| IO106NB6F6           | 46         |
| IO106PB6F6           | 47         |
| Bank 7               |            |
| IO107NB7F7           | 40         |
| IO107PB7F7           | 41         |
| IO108NB7F7           | 42         |
| IO108PB7F7           | 43         |
| IO109NB7F7           | 36         |
| IO109PB7F7           | 37         |
| IO110NB7F7           | 34         |
| IO110PB7F7           | 35         |
| IO111NB7F7           | 30         |
| IO111PB7F7           | 31         |
| IO113NB7F7           | 28         |
| IO113PB7F7           | 29         |
| IO114NB7F7           | 24         |
| IO114PB7F7           | 25         |
| IO115NB7F7           | 22         |
| IO115PB7F7           | 23         |
| IO116NB7F7           | 18         |
| IO116PB7F7           | 19         |
| IO117NB7F7           | 16         |
| IO117PB7F7           | 17         |
| IO118NB7F7           | 12         |
| IO118PB7F7           | 13         |
| IO119NB7F7           | 10         |
| IO119PB7F7           | 11         |
| IO121NB7F7           | 6          |
| IO121PB7F7           | 7          |
| IO123NB7F7           | 4          |
| IO123PB7F7           | 5          |
| <b>Dedicated I/O</b> |            |
| GND                  | 1          |
| GND                  | 9          |
| GND                  | 15         |

| CQ352           |            | CQ352           |            |
|-----------------|------------|-----------------|------------|
| AX1000 Function | Pin Number | AX1000 Function | Pin Number |
| VCCDA           | 346        | VCCPLG          | 126        |
| VCCIB0          | 321        | VCCPLH          | 124        |
| VCCIB0          | 333        | VCOMPLA         | 318        |
| VCCIB0          | 344        | VCOMPLB         | 316        |
| VCCIB1          | 273        | VCOMPLC         | 304        |
| VCCIB1          | 285        | VCOMPLD         | 302        |
| VCCIB1          | 297        | VCOMPLE         | 141        |
| VCCIB2          | 227        | VCOMPLF         | 139        |
| VCCIB2          | 239        | VCOMPLG         | 127        |
| VCCIB2          | 245        | VCOMPLH         | 125        |
| VCCIB2          | 257        | VPUMP           | 267        |
| VCCIB3          | 185        |                 |            |
| VCCIB3          | 197        |                 |            |
| VCCIB3          | 203        |                 |            |
| VCCIB3          | 215        |                 |            |
| VCCIB4          | 144        |                 |            |
| VCCIB4          | 156        |                 |            |
| VCCIB4          | 168        |                 |            |
| VCCIB5          | 96         |                 |            |
| VCCIB5          | 108        |                 |            |
| VCCIB5          | 120        |                 |            |
| VCCIB6          | 50         |                 |            |
| VCCIB6          | 62         |                 |            |
| VCCIB6          | 68         |                 |            |
| VCCIB6          | 80         |                 |            |
| VCCIB7          | 8          |                 |            |
| VCCIB7          | 20         |                 |            |
| VCCIB7          | 26         |                 |            |
| VCCIB7          | 38         |                 |            |
| VCCPLA          | 317        |                 |            |
| VCCPLB          | 315        |                 |            |
| VCCPLC          | 303        |                 |            |
| VCCPLD          | 301        |                 |            |
| VCCPLE          | 140        |                 |            |
| VCCPLF          | 138        |                 |            |