

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 8064 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | 73728 |
| Number of I/O | 336 |
| Number of Gates | 500000 |
| Voltage - Supply | 1.425V ~ 1.575V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 676-BGA |
| Supplier Device Package | 676-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/ax500-1fgg676i |

Thermal Characteristics

Introduction

The temperature variable in Microsemi's Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because dynamic and static power consumption cause the chip junction temperature to be higher than the ambient temperature. EQ 1 can be used to calculate junction temperature.

$$T_J = \text{Junction Temperature} = \Delta T + T_a$$

EQ 1

Where:

T_a = Ambient Temperature

ΔT = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} * P$$

EQ 2

Where:

P = Power

θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located under Table 2-6 on page 2-7.

Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates. θ_{jc} values are provided for reference. The absolute maximum junction temperature is 125°C.

The maximum power dissipation allowed for commercial- and industrial-grade devices is a function of θ_{ja} . A sample calculation of the absolute maximum power dissipation allowed for an 896-pin FBGA package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. } (\text{°C}) - \text{Max. ambient temp. } (\text{°C})}{\theta_{ja} (\text{°C/W})} = \frac{125^\circ\text{C} - 70^\circ\text{C}}{13.6^\circ\text{C/W}} = 4.04 \text{ W}$$

User I/Os²

Introduction

The Axcelerator family features a flexible I/O structure, supporting a range of mixed voltages (1.5 V, 1.8 V, 2.5 V, and 3.3 V) with its bank-selectable I/Os. Table 2-8 on page 2-12 contains the I/O standards supported by the Axcelerator family, and Table 2-10 on page 2-12 compares the features of the different I/O standards.

Each I/O provides programmable slew rates, drive strengths, and weak pull-up and weak pull-down circuits. The slew rate setting is effective for both rising and falling edges.

I/O standards, except 3.3 V PCI and 3.3 V PCI-X, are capable of hot insertion. 3.3 V PCI and 3.3 V PCI-X are 5 V tolerant with the aid of an external resistor.

The input buffer has an optional user-configurable delay element. The element can reduce or eliminate the hold time requirement for input signals registered within the I/O cell. The value for the delay is set on a bank-wide basis. Note that the delay WILL be a function of process variations as well as temperature and voltage changes.

Each I/O includes three registers: an input (InReg), an output (OutReg), and an enable register (EnReg). I/Os are organized into banks, and there are eight banks per device—two per side (Figure 2-6 on page 2-18). Each I/O bank has a common VCCI, the supply voltage for its I/Os.

For voltage-referenced I/Os, each bank also has a common reference-voltage bus, VREF. While VREF must have a common voltage for an entire I/O bank, its location is user-selectable. In other words, any user I/O in the bank can be selected to be a VREF.

The location of the VREF pin should be selected according to the following rules:

- Any pin that is assigned as a VREF can control a maximum of eight user I/O pad locations in each direction (16 total maximum) within the same I/O bank.
- I/O pad locations listed as no connects are counted as part of the 16 maximum. In many cases, this leads to fewer than eight user I/O package pins in each direction being controlled by a VREF pin.
- Dedicated I/O pins such as GND and VCCI are counted as part of the 16.
- The two user I/O pads immediately adjacent on each side of the VREF pin (four in total) may only be used as inputs. The exception is when there is a VCCI/GND pair separating the VREF pin and the user I/O pad location.
- The user does not need to assign VREF pins for OUTBUF and TRIBUF. VREF pins are needed only for input and bidirectional I/Os.

The differential amplifier supply voltage VCCDA should be connected to 3.3 V.

A user can gain access to the various I/O standards in three ways:

- Instantiate specific library macros that represent the desired specific standard.
- Use generic I/O macros and then use Designer's PinEditor to specify the desired I/O standards (please note that this is not applicable to differential standards).
- A combination of the first two methods.

Refer to the *I/O Features in Axcelerator Family Devices* application note and the *Antifuse Macro Library Guide* for more details.

2. Do not use an external resistor to pull the I/O above V_{CCI} for a higher logic "1" voltage level. The desired higher logic "1" voltage level will be degraded due to a small I/O current, which exists when the I/O is pulled up above V_{CCI} .

I/O Clusters

Each I/O cluster incorporates two I/O modules, four RX modules, two TX modules, and a buffer module. In turn, each I/O module contains one Input Register (InReg), one Output Register (OutReg), and one Enable Register (EnReg) (Figure 2-5).




Figure 2-5 • I/O Cluster Interface

Using an I/O Register

To access the I/O registers, registers must be instantiated in the netlist and then connected to the I/Os. Usage of each I/O register (register combining) is individually controlled and can be selected/deselected using the PinEditor tool in the Designer software. I/O register combining can also be controlled at the device level, affecting all I/Os. Please note, the I/O register option is deselected by default in any given design.⁴

In addition, Designer software provides a global option to enable/disable the usage of registers in the I/Os. This option is design-specific. The setting for each individual I/O overrides this global option. Furthermore, the *global set fuse* option in the Designer software, when checked, causes all I/O registers to output logic High at device power-up.

4. Please note that register combining for multi fanout nets is not supported.

Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential standards.

Using the Voltage-Referenced I/O Standards

Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed in Designer.

Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing very high-speed systems.

To implement a DDR, users need to:

1. Instantiate an input buffer (with the required I/O standard)
2. Instantiate the DDR_REG macro (Figure 2-6)
3. Connect the output from the Input buffer to the input of the DDR macro




Figure 2-6 • DDR Register

Macros for Specific I/O Standards

There are different macro types for any I/O standard or feature that determine the required VCCI and VREF voltages for an I/O. The generic buffer macros require the LVTTL standard with slow slew rate and 24 mA-drive strength. LVTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:

- CLKBUF: Clock Buffer
- HCLKBUF: Hardwired Clock Buffer
- INBUF: Input Buffer
- OUTBUF: Output Buffer
- TRIBUF: Tristate Buffer
- BIBUF: Bidirectional Buffer

Other macros include the following:

- Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential inputs (e.g. INBUF_LVDS) or a pair of differential outputs (e.g. OUTBUF_LVPECL).
- Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available only with TTL and LVCMS thresholds. They can be used to model the behavior of the pull-up and pull-down resistors available in the architecture. Whenever an input pin is left unconnected, the output pin will either go high or low rather than unknown. This allows users to leave inputs unconnected without having the negative effect on simulation of propagating unknowns.
- DDR_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to implement a double data rate register. Designer software will map it to the I/O module in the same way it maps the other registers to the I/O module.

Table 2-22 • 3.3 V LVTTL I/O ModuleWorst-Case Commercial Conditions $VCCA = 1.425\text{ V}$, $VCCI = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$ (continued)

| Parameter | Description | -2 Speed | | -1 Speed | | Std Speed | | Units |
|--|---|----------|------|----------|------|-----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| LVTTL Output Drive Strength = 4 (24mA) / High Slew Rate | | | | | | | | |
| t_{DP} | Input Buffer | | 1.68 | | 1.92 | | 2.26 | ns |
| t_{PY} | Output Buffer | | 2.99 | | 3.41 | | 4.01 | ns |
| t_{ENZL} | Enable to Pad Delay through the Output Buffer—Z to Low | | 2.49 | | 2.51 | | 2.51 | ns |
| t_{ENZH} | Enable to Pad Delay through the Output Buffer—Z to High | | 2.59 | | 2.95 | | 3.46 | ns |
| t_{ENLZ} | Enable to Pad Delay through the Output Buffer—Low to Z | | 1.91 | | 1.93 | | 1.93 | ns |
| t_{ENHZ} | Enable to Pad Delay through the Output Buffer—High to Z | | 3.56 | | 4.06 | | 4.77 | ns |
| t_{IOLQKQ} | Sequential Clock-to-Q for the I/O Input Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{IOLQKY} | Clock-to-output Y for the I/O Output Register and the I/O Enable Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{SUD} | Data Input Set-Up | | 0.23 | | 0.27 | | 0.31 | ns |
| t_{SUE} | Enable Input Set-Up | | 0.26 | | 0.30 | | 0.35 | ns |
| t_{HD} | Data Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{HE} | Enable Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CPWHL} | Clock Pulse Width High to Low | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{CPWLH} | Clock Pulse Width Low to High | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{WASYN} | Asynchronous Pulse Width | | 0.37 | | 0.37 | | 0.37 | ns |
| t_{REASYN} | Asynchronous Recovery Time | | 0.13 | | 0.15 | | 0.17 | ns |
| t_{HASYN} | Asynchronous Removal Time | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | | 0.23 | | 0.27 | | 0.31 | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | | 0.23 | | 0.27 | | 0.31 | ns |

Timing Characteristics

Table 2-35 • 3.3 V PCI I/O Module

Worst-Case Commercial Conditions $VCCA = 1.425\text{ V}$, $VCCI = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$

| Parameter | Description | -2 Speed | | -1 Speed | | Std Speed | | Units |
|---------------------------------------|---|----------|------|----------|------|-----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| 3.3 V PCI Output Module Timing | | | | | | | | |
| t_{DP} | Input Buffer | | 1.57 | | 1.79 | | 2.10 | ns |
| t_{PY} | Output Buffer | | 1.91 | | 2.18 | | 2.56 | ns |
| t_{ENZL} | Enable to Pad Delay through the Output Buffer—Z to Low | | 1.61 | | 1.62 | | 1.63 | ns |
| t_{ENZH} | Enable to Pad Delay through the Output Buffer—Z to High | | 1.45 | | 1.47 | | 1.47 | ns |
| t_{ENLZ} | Enable to Pad Delay through the Output Buffer—Low to Z | | 2.55 | | 2.90 | | 3.41 | ns |
| t_{ENHZ} | Enable to Pad Delay through the Output Buffer—High to Z | | 3.52 | | 4.01 | | 4.72 | ns |
| t_{IOLKQ} | Sequential Clock-to-Q for the I/O Input Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{IOLKY} | Clock-to-output Y for the I/O Output Register and the I/O Enable Register | | 0.67 | | 0.77 | | 0.90 | ns |
| t_{SUD} | Data Input Set-Up | | 0.23 | | 0.27 | | 0.31 | ns |
| t_{SUE} | Enable Input Set-Up | | 0.26 | | 0.30 | | 0.35 | ns |
| t_{HD} | Data Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{HE} | Enable Input Hold | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CPWHL} | Clock Pulse Width High to Low | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{CPWLH} | Clock Pulse Width Low to High | | 0.39 | | 0.39 | | 0.39 | ns |
| t_{WASYN} | Asynchronous Pulse Width | | 0.37 | | 0.37 | | 0.37 | ns |
| t_{REASYN} | Asynchronous Recovery Time | | 0.13 | | 0.15 | | 0.17 | ns |
| t_{HASYN} | Asynchronous Removal Time | | 0.00 | | 0.00 | | 0.00 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | | 0.23 | | 0.27 | | 0.31 | |
| t_{PRESET} | Asynchronous Preset-to-Q | | 0.23 | | 0.27 | | 0.31 | ns |

LVPECL

Low-Voltage Positive Emitter-Coupled Logic (LVPECL) is another differential I/O standard. It requires that one data bit is carried through two signal lines. Like LVDS, two pins are needed. It also requires external resistor termination. The voltage swing between these two signal lines is approximately 850 mV.




Figure 2-26 • LVPECL Board-Level Implementation

The LVPECL circuit is similar to the LVDS scheme. It requires four external resistors, three for the driver and one for the receiver. The values for the three driver resistors are different from that of LVDS since the output voltage levels are different. Please note that the VOH levels are 200 mV below the standard LVPECL levels.

Table 2-59 • DC Input and Output Levels

| DC Parameter | Min. | | Typ. | | Max. | | Units |
|----------------------------|------|-------|------|-------|------|-------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | |
| VCCI | | 3 | | 3.3 | | 3.6 | V |
| VOH | 1.8 | 2.11 | 1.92 | 2.28 | 2.13 | 2.41 | V |
| VOL | 0.96 | 1.27 | 1.06 | 1.43 | 1.3 | 1.57 | V |
| VIH | 1.49 | 2.72 | 1.49 | 2.72 | 1.49 | 2.72 | V |
| VIL | 0.86 | 2.125 | 0.86 | 2.125 | 0.86 | 2.125 | V |
| Differential Input Voltage | 0.3 | | 0.3 | | 0.3 | | V |

Table 2-60 • AC Waveforms, Measuring Points, and Capacitive Loads

| Input Low (V) | Input High (V) | Measuring Point* (V) |
|---------------|----------------|----------------------|
| 1.6 – 0.3 | 1.6 + 0.3 | 1.6 |

Note: * Measuring Point = VTRIP

Table 2-67 • AX500 Predicted Routing Delays
Worst-Case Commercial Conditions VCCA = 1.425 V, T_J = 70°C

| | | -2 Speed | -1 Speed | Std Speed | |
|---------------------------------|----------------------------------|----------|----------|-----------|-------|
| Parameter | Description | Typical | Typical | Typical | Units |
| Predicted Routing Delays | | | | | |
| t _{DC} | DirectConnect Routing Delay, FO1 | 0.11 | 0.12 | 0.15 | ns |
| t _{FC} | FastConnect Routing Delay, FO1 | 0.35 | 0.39 | 0.46 | ns |
| t _{RD1} | Routing delay for FO1 | 0.39 | 0.45 | 0.53 | ns |
| t _{RD2} | Routing delay for FO2 | 0.41 | 0.46 | 0.54 | ns |
| t _{RD3} | Routing delay for FO3 | 0.48 | 0.55 | 0.64 | ns |
| t _{RD4} | Routing delay for FO4 | 0.56 | 0.63 | 0.75 | ns |
| t _{RD5} | Routing delay for FO5 | 0.60 | 0.68 | 0.80 | ns |
| t _{RD6} | Routing delay for FO6 | 0.84 | 0.96 | 1.13 | ns |
| t _{RD7} | Routing delay for FO7 | 0.90 | 1.02 | 1.20 | ns |
| t _{RD8} | Routing delay for FO8 | 1.00 | 1.13 | 1.33 | ns |
| t _{RD16} | Routing delay for FO16 | 2.17 | 2.46 | 2.89 | ns |
| t _{RD32} | Routing delay for FO32 | 3.55 | 4.03 | 4.74 | ns |

Table 2-68 • AX1000 Predicted Routing Delays
Worst-Case Commercial Conditions VCCA = 1.425 V, T_J = 70°C

| | | -2 Speed | -1 Speed | Std Speed | |
|---------------------------------|----------------------------------|----------|----------|-----------|-------|
| Parameter | Description | Typical | Typical | Typical | Units |
| Predicted Routing Delays | | | | | |
| t _{DC} | DirectConnect Routing Delay, FO1 | 0.12 | 0.13 | 0.15 | ns |
| t _{FC} | FastConnect Routing Delay, FO1 | 0.35 | 0.39 | 0.46 | ns |
| t _{RD1} | Routing delay for FO1 | 0.45 | 0.51 | 0.60 | ns |
| t _{RD2} | Routing delay for FO2 | 0.53 | 0.60 | 0.71 | ns |
| t _{RD3} | Routing delay for FO3 | 0.56 | 0.63 | 0.74 | ns |
| t _{RD4} | Routing delay for FO4 | 0.63 | 0.71 | 0.84 | ns |
| t _{RD5} | Routing delay for FO5 | 0.73 | 0.82 | 0.97 | ns |
| t _{RD6} | Routing delay for FO6 | 0.99 | 1.13 | 1.32 | ns |
| t _{RD7} | Routing delay for FO7 | 1.02 | 1.15 | 1.36 | ns |
| t _{RD8} | Routing delay for FO8 | 1.48 | 1.68 | 1.97 | ns |
| t _{RD16} | Routing delay for FO16 | 2.57 | 2.91 | 3.42 | ns |
| t _{RD32} | Routing delay for FO32 | 4.24 | 4.81 | 5.65 | ns |

Axcelerator Clock Management System

Introduction

Each member of the Axcelerator family⁶ contains eight phase-locked loop (PLL) blocks which perform the following functions:

- Programmable Delay (32 steps of 250 ps)
- Clock Skew Minimization
- Clock Frequency Synthesis

Each PLL has the following key features:

- Input Frequency Range – 14 to 200 MHz
- Output Frequency Range – 20 MHz to 1 GHz
- Output Duty Cycle Range – 45% to 55%
- Maximum Long-Term Jitter – 1% or 100ps (whichever is greater)
- Maximum Short-Term Jitter – 50ps + 1% of Output Frequency
- Maximum Acquisition Time (lock) – 20µs

Physical Implementation

The eight PLL blocks are arranged in two groups of four. One group is located in the center of the northern edge of the chip, while the second group is centered on the southern edge. The northern group is associated with the four HCLK networks (e.g. PLLA can drive HCLKA), while the southern group is associated with the four CLK networks (e.g. PLLE can drive CLKE).

Each PLL cell is connected to two I/O pads and a PLL Cluster that interfaces with the FPGA core. Figure 2-48 illustrates a PLL block. The VCCPLL pin should be connected to a 1.5V power supply through a $250\ \Omega$ resistor. Furthermore, $0.1\ \mu\text{F}$ and $10\ \mu\text{F}$ decoupling capacitors should be connected across the VCCPLL and VCOMPPPLL pins.




Figure 2-48 • PLL Block Diagram

Note: The VCOMPPPLL pin should never be grounded (Figure 2-2 on page 2-9)!

The I/O pads associated with the PLL can also be configured for regular I/O functions except when it is used as a clock buffer. The I/O pads can be configured in all the modes available to the regular I/O pads in the same I/O bank. In particular, the [H]CLKxP pad can be configured as a differential pair,

6. AX2000-CQ256 does not support operation of the phase-locked loops. This is in order to support full pin compatibility with RTAX2000S/SL-CQ256.

Table 2-83 • South PLL Connections

| CLK1 | CLK2 |
|----------------------------|--------------------------|
| CLK1 | Routed net |
| CLK1 | Unused |
| CLK2 | CLK1 |
| CLK2 | Routed net |
| CLK2 | Both CLK1 and routed net |
| CLK2 | Unused |
| Unused | CLK1 |
| Unused | Routed net |
| Unused | Both CLK1 and routed net |
| Unused | Unused |
| Routed net | CLK1 |
| Routed net | Unused |
| Both CLK1 and CLK2 | Routed net |
| Both CLK1 and CLK2 | Unused |
| Both CLK1 and routed net | Unusable |
| Both CLK2 and routed net | CLK1 |
| Both CLK2 and routed net | Unused |
| CLK1, CLK2, and routed net | Unusable |

Note: Designer software currently does not support all of these connections. Only exclusive connections where one output connects to a single net are supported at this time (e.g., CLK1 driving both CLK1 and CLK2 is not supported).

| BG729 | | BG729 | | BG729 | | |
|------------------------|-------------------|------------------------|-------------------|------------------------|-------------------|----|
| AX1000 Function | Pin Number | AX1000 Function | Pin Number | AX1000 Function | Pin Number | |
| IO163PB5F15 | AA14 | IO182NB5F17 | AF7 | IO200NB6F18 | AA4 | |
| IO164NB5F15 | AE13 | IO182PB5F17 | AG7 | IO200PB6F18 | AA5 | |
| IO164PB5F15 | AF13 | IO183NB5F17 | AD7 | IO201NB6F18 | W5 | |
| IO165NB5F15 | AF12 | IO183PB5F17 | AE7 | IO201PB6F18 | W6 | |
| IO165PB5F15 | AG12 | IO184NB5F17 | AC7 | IO202NB6F18 | AB1 | |
| IO166NB5F15 | AD12 | IO184PB5F17 | AC8 | IO202PB6F18 | AC1 | |
| IO166PB5F15 | AE12 | IO185NB5F17 | AF6 | IO203NB6F19 | Y3 | |
| IO167NB5F15 | Y13 | IO185PB5F17 | AG6 | IO203PB6F19 | AA3 | |
| IO167PB5F15 | AA13 | IO186NB5F17 | AB7 | IO204NB6F19 | AA2 | |
| IO168NB5F15 | AD11 | IO186PB5F17 | AB8 | IO204PB6F19 | AB2 | |
| IO168PB5F15 | AE11 | IO187NB5F17 | Y9 | IO205NB6F19 | U8 | |
| IO169NB5F15 | AG11 | IO187PB5F17 | AA9 | IO205PB6F19 | V8 | |
| IO169PB5F15 | AF11 | IO188NB5F17 | AD6 | IO206NB6F19 | V5 | |
| IO170NB5F15 | AB11 | IO188PB5F17 | AE6 | IO206PB6F19 | V6 | |
| IO170PB5F15 | AC11 | IO189NB5F17 | AB6 | IO207NB6F19 | Y1 | |
| IO171NB5F16 | AF10 | IO189PB5F17 | AC6 | IO207PB6F19 | AA1 | |
| IO171PB5F16 | AG10 | IO190NB5F17 | AF5 | IO208NB6F19 | W4 | |
| IO172NB5F16 | AD10 | IO190PB5F17 | AG5 | IO208PB6F19 | Y4 | |
| IO172PB5F16 | AE10 | IO191NB5F17 | AA6 | IO209NB6F19 | T7 | |
| IO173NB5F16 | Y12 | IO191PB5F17 | AA7 | IO209PB6F19 | U7 | |
| IO173PB5F16 | AA12 | IO192NB5F17 | Y8 | IO210NB6F19 | W2 | |
| IO174NB5F16 | AB10 | IO192PB5F17 | AA8 | IO210PB6F19 | Y2 | |
| IO174PB5F16 | AC10 | Bank 6 | | | IO211NB6F19 | U5 |
| IO175NB5F16 | AF9 | IO193NB6F18 | W8 | IO211PB6F19 | U6 | |
| IO175PB5F16 | AG9 | IO193PB6F18 | Y7 | IO212NB6F19 | V3 | |
| IO176NB5F16 | AD9 | IO194NB6F18 | AB5 | IO212PB6F19 | W3 | |
| IO176PB5F16 | AE9 | IO194PB6F18 | AC5 | IO213NB6F19 | R9 | |
| IO177NB5F16 | Y11 | IO195NB6F18 | AC2 | IO213PB6F19 | T8 | |
| IO177PB5F16 | AA11 | IO195PB6F18 | AC3 | IO214NB6F20 | U4 | |
| IO178NB5F16 | AF8 | IO196NB6F18 | AC4 | IO214PB6F20 | V4 | |
| IO178PB5F16 | AG8 | IO196PB6F18 | AD4 | IO215NB6F20 | T5 | |
| IO179NB5F16 | AD8 | IO197NB6F18 | Y5 | IO215PB6F20 | T6 | |
| IO179PB5F16 | AE8 | IO197PB6F18 | Y6 | IO216NB6F20 | V1 | |
| IO180NB5F16 | AB9 | IO198NB6F18 | AB3 | IO216PB6F20 | W1 | |
| IO180PB5F16 | AC9 | IO198PB6F18 | AB4 | IO217NB6F20 | R7 | |
| IO181NB5F17 | Y10 | IO199NB6F18 | V7 | IO217PB6F20 | R8 | |
| IO181PB5F17 | AA10 | IO199PB6F18 | W7 | IO218NB6F20 | U2 | |

| FG324 | |
|-----------------------|-------------------|
| AX125 Function | Pin Number |
| IO50NB4F4/CLKFN | U9 |
| IO50PB4F4/CLKFP | U10 |
| Bank 5 | |
| IO51NB5F5/CLKGN | R8 |
| IO51PB5F5/CLKGP | R9 |
| IO52NB5F5/CLKHN | T7 |
| IO52PB5F5/CLKHP | T8 |
| IO53NB5F5 | U6 |
| IO53PB5F5 | U7 |
| IO54NB5F5 | V8 |
| IO54PB5F5 | V9 |
| IO55NB5F5 | V6 |
| IO55PB5F5 | V7 |
| IO56NB5F5 | U4 |
| IO56PB5F5 | U5 |
| IO57NB5F5 | T4 |
| IO57PB5F5 | T5 |
| IO58NB5F5 | V4 |
| IO58PB5F5 | V5 |
| IO59NB5F5 | V2 |
| IO59PB5F5 | V3 |
| Bank 6 | |
| IO60NB6F6 | P5 |
| IO60PB6F6 | P6 |
| IO61NB6F6 | T2 |
| IO61PB6F6 | U3 |
| IO62NB6F6 | T1 |
| IO62PB6F6 | U1 |
| IO63NB6F6 | P1 |
| IO63PB6F6 | R1 |
| IO64NB6F6 | R3 |
| IO64PB6F6 | P3 |
| IO65NB6F6 | P2 |
| IO65PB6F6 | R2 |
| IO66NB6F6 | M3 |

| FG324 | |
|-----------------------|-------------------|
| AX125 Function | Pin Number |
| IO66PB6F6 | N3 |
| IO67NB6F6 | M2 |
| IO67PB6F6 | N2 |
| IO68NB6F6 | M1 |
| IO68PB6F6 | N1 |
| IO69NB6F6 | K4 |
| IO69PB6F6 | L4 |
| IO70NB6F6 | K1 |
| IO70PB6F6 | L1 |
| IO71NB6F6 | K3 |
| IO71PB6F6 | L3 |
| Bank 7 | |
| IO72NB7F7 | H4 |
| IO72PB7F7 | J4 |
| IO73NB7F7 | K2 |
| IO73PB7F7 | L2 |
| IO74NB7F7 | H2 |
| IO74PB7F7 | H1 |
| IO75NB7F7 | H3 |
| IO75PB7F7 | J3 |
| IO76NB7F7 | F2 |
| IO76PB7F7 | G2 |
| IO77NB7F7 | F1 |
| IO77PB7F7 | G1 |
| IO78NB7F7 | D2 |
| IO78PB7F7 | E2 |
| IO79NB7F7 | F3 |
| IO79PB7F7 | G3 |
| IO80NB7F7 | E3 |
| IO80PB7F7 | E4 |
| IO81NB7F7 | D1 |
| IO81PB7F7 | E1 |
| IO82NB7F7 | D3 |
| IO82PB7F7 | C2 |
| IO83NB7F7 | B1 |

| FG324 | |
|-----------------------|-------------------|
| AX125 Function | Pin Number |
| IO83PB7F7 | C1 |
| Dedicated I/O | |
| VCCDA | F5 |
| GND | A1 |
| GND | A18 |
| GND | B17 |
| GND | B2 |
| GND | C16 |
| GND | C3 |
| GND | E16 |
| GND | F13 |
| GND | F6 |
| GND | G12 |
| GND | G7 |
| GND | H10 |
| GND | H11 |
| GND | H8 |
| GND | H9 |
| GND | J10 |
| GND | J11 |
| GND | J8 |
| GND | J9 |
| GND | K10 |
| GND | K11 |
| GND | K8 |
| GND | K9 |
| GND | L10 |
| GND | L11 |
| GND | L8 |
| GND | L9 |
| GND | M12 |
| GND | M7 |
| GND | N13 |
| GND | N6 |
| GND | R14 |

| FG484 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| IO87PB2F8 | H20 |
| IO88NB2F8 | L18 |
| IO88PB2F8 | K18 |
| IO89NB2F8 | K19 |
| IO89PB2F8 | J19 |
| IO90NB2F8 | J21 |
| IO90PB2F8 | H21 |
| IO91NB2F8 | J22 |
| IO91PB2F8 | H22 |
| IO93NB2F8 | K21 |
| IO93PB2F8 | K22 |
| IO94NB2F8 | L20 |
| IO94PB2F8 | K20 |
| IO95NB2F8 | M21 |
| IO95PB2F8 | L21 |
| Bank 3 | |
| IO96NB3F9 | N16 |
| IO96PB3F9 | M16 |
| IO97NB3F9 | M19 |
| IO97PB3F9 | L19 |
| IO98NB3F9 | P22 |
| IO98PB3F9 | N22 |
| IO99NB3F9 | N20 |
| IO99PB3F9 | M20 |
| IO100NB3F9 | N17 |
| IO100PB3F9 | M17 |
| IO101NB3F9 | P21 |
| IO101PB3F9 | N21 |
| IO103NB3F9 | R20 |
| IO103PB3F9 | P20 |
| IO104NB3F9 | N18 |
| IO104PB3F9 | N19 |
| IO105NB3F9 | T22 |
| IO105PB3F9 | R22 |
| IO106NB3F9 | R17 |

| FG484 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| IO106PB3F9 | P17 |
| IO107NB3F10 | T21 |
| IO107PB3F10 | R21 |
| IO110NB3F10 | V22 |
| IO110PB3F10 | U22 |
| IO113NB3F10 | V21 |
| IO113PB3F10 | U21 |
| IO114NB3F10 | P18 |
| IO114PB3F10 | P19 |
| IO116PB3F10 | R19 |
| IO117NB3F10 | U20 |
| IO117PB3F10 | T20 |
| IO118NB3F11 | T18 |
| IO118PB3F11 | R18 |
| IO121NB3F11 | U19 |
| IO121PB3F11 | T19 |
| IO124NB3F11 | R16 |
| IO124PB3F11 | P16 |
| IO127NB3F11 | W21 |
| IO127PB3F11 | W22 |
| Bank 4 | |
| IO129PB4F12 | AB17 |
| IO132NB4F12 | Y19 |
| IO132PB4F12 | W18 |
| IO133NB4F12 | W17 |
| IO133PB4F12 | V17 |
| IO135NB4F12 | T15 |
| IO135PB4F12 | T16 |
| IO138NB4F12 | Y17 |
| IO138PB4F12 | Y18 |
| IO139NB4F13 | V15 |
| IO139PB4F13 | V16 |
| IO140NB4F13 | U18 |
| IO140PB4F13 | V19 |
| IO142NB4F13 | W20 |

| FG484 | |
|------------------------|-------------------|
| AX1000 Function | Pin Number |
| IO142PB4F13 | V20 |
| IO143NB4F13 | W15 |
| IO143PB4F13 | W16 |
| IO144NB4F13 | AA18 |
| IO144PB4F13 | AA19 |
| IO145NB4F13 | U14 |
| IO145PB4F13 | U15 |
| IO146NB4F13 | Y15 |
| IO146PB4F13 | Y16 |
| IO147NB4F13 | AB18 |
| IO147PB4F13 | AB19 |
| IO149NB4F13 | Y14 |
| IO149PB4F13 | W14 |
| IO150NB4F13 | AA16 |
| IO150PB4F13 | AA17 |
| IO152NB4F14 | AA14 |
| IO152PB4F14 | AA15 |
| IO154NB4F14 | AB14 |
| IO154PB4F14 | AB15 |
| IO155NB4F14 | AA13 |
| IO155PB4F14 | AB13 |
| IO158NB4F14 | Y12 |
| IO158PB4F14 | Y13 |
| IO159NB4F14/CLKEN | V12 |
| IO159PB4F14/CLKEP | V13 |
| IO160NB4F14/CLKFN | W11 |
| IO160PB4F14/CLKFP | W12 |
| Bank 5 | |
| IO161NB5F15/CLKGN | U10 |
| IO161PB5F15/CLKGP | U11 |
| IO162NB5F15/CLKHN | V9 |
| IO162PB5F15/CLKHP | V10 |
| IO163NB5F15 | Y10 |
| IO163PB5F15 | Y11 |
| IO167NB5F15 | AA11 |

| FG676 | |
|-----------------------|-------------------|
| AX500 Function | Pin Number |
| IO51NB2F4 | L20 |
| IO51PB2F4 | L21 |
| IO52NB2F5 | K26 |
| IO52PB2F5 | J26 |
| IO53NB2F5 | L23 |
| IO53PB2F5 | L22 |
| IO54NB2F5 | L24 |
| IO54PB2F5 | K24 |
| IO55NB2F5 | M20 |
| IO55PB2F5 | M21 |
| IO56NB2F5 | L26 |
| IO56PB2F5 | L25 |
| IO57NB2F5 | M23 |
| IO57PB2F5 | M22 |
| IO58NB2F5 | M26 |
| IO58PB2F5 | M25 |
| IO59NB2F5 | N22 |
| IO59PB2F5 | N23 |
| IO60NB2F5 | N24 |
| IO60PB2F5 | M24 |
| IO61NB2F5 | N20 |
| IO61PB2F5 | N21 |
| IO62NB2F5 | P25 |
| IO62PB2F5 | N25 |
| Bank 3 | |
| IO63NB3F6 | T26 |
| IO63PB3F6 | R26 |
| IO64NB3F6 | R24 |
| IO64PB3F6 | P24 |
| IO65NB3F6 | P20 |
| IO65PB3F6 | P21 |
| IO66NB3F6 | T25 |
| IO66PB3F6 | R25 |
| IO67NB3F6 | T23 |
| IO67PB3F6 | R23 |

| FG676 | |
|-----------------------|-------------------|
| AX500 Function | Pin Number |
| IO68NB3F6 | V26 |
| IO68PB3F6 | U26 |
| IO69NB3F6 | V25 |
| IO69PB3F6 | U25 |
| IO70NB3F6 | Y25 |
| IO70PB3F6 | W25 |
| IO71NB3F6 | W24 |
| IO71PB3F6 | V24 |
| IO72NB3F6 | V23 |
| IO72PB3F6 | U23 |
| IO73NB3F6 | T21 |
| IO73PB3F6 | T20 |
| IO74NB3F7 | AA26 |
| IO74PB3F7 | Y26 |
| IO75NB3F7 | AA24 |
| IO75PB3F7 | Y24 |
| IO76NB3F7 | Y23 |
| IO76PB3F7 | W23 |
| IO77NB3F7 | V21 |
| IO77PB3F7 | U21 |
| IO78NB3F7 | AB25 |
| IO78PB3F7 | AA25 |
| IO79NB3F7 | AC26 |
| IO79PB3F7 | AB26 |
| IO80NB3F7 | AC24 |
| IO80PB3F7 | AB24 |
| IO81NB3F7 | AB23 |
| IO81PB3F7 | AA23 |
| IO82NB3F7 | AA22 |
| IO82PB3F7 | Y22 |
| IO83NB3F7 | AE26 |
| IO83PB3F7 | AD26 |
| Bank 4 | |
| IO84NB4F8 | AB21 |
| IO84PB4F8 | AA21 |

| FG676 | |
|-----------------------|-------------------|
| AX500 Function | Pin Number |
| IO85NB4F8 | AE23 |
| IO85PB4F8 | AE24 |
| IO86NB4F8 | AC21 |
| IO86PB4F8 | AC22 |
| IO87NB4F8 | AF22 |
| IO87PB4F8 | AF23 |
| IO88NB4F8 | AD22 |
| IO88PB4F8 | AD23 |
| IO89NB4F8 | AC19 |
| IO89PB4F8 | AC20 |
| IO90NB4F8 | AE21 |
| IO90PB4F8 | AE22 |
| IO91NB4F8 | AA17 |
| IO91PB4F8 | AA18 |
| IO92NB4F8 | AD20 |
| IO92PB4F8 | AD21 |
| IO93NB4F8 | AF20 |
| IO93PB4F8 | AF21 |
| IO94NB4F9 | AE19 |
| IO94PB4F9 | AE20 |
| IO95NB4F9 | AC17 |
| IO95PB4F9 | AC18 |
| IO96NB4F9 | AD18 |
| IO96PB4F9 | AD19 |
| IO97NB4F9 | AA16 |
| IO97PB4F9 | Y16 |
| IO98NB4F9 | AE17 |
| IO98PB4F9 | AE18 |
| IO99NB4F9 | AC16 |
| IO99PB4F9 | AB16 |
| IO100NB4F9 | AF17 |
| IO100PB4F9 | AF18 |
| IO101NB4F9 | AA15 |
| IO101PB4F9 | Y15 |
| IO102NB4F9 | AC15 |

| FG676 | |
|-------------------|------------|
| AX500 Function | Pin Number |
| IO102PB4F9 | AB15 |
| IO103NB4F9/CLKEN | AE16 |
| IO103PB4F9/CLKEP | AF16 |
| IO104NB4F9/CLKFN | AE14 |
| IO104PB4F9/CLKFP | AE15 |
| Bank 5 | |
| IO105NB5F10/CLKGN | AE12 |
| IO105PB5F10/CLKGP | AE13 |
| IO106NB5F10/CLKHN | AE11 |
| IO106PB5F10/CLKHP | AF11 |
| IO107NB5F10 | Y12 |
| IO107PB5F10 | AA13 |
| IO108NB5F10 | AC12 |
| IO108PB5F10 | AB12 |
| IO109NB5F10 | AC10 |
| IO109PB5F10 | AC11 |
| IO110NB5F10 | AF9 |
| IO110PB5F10 | AF10 |
| IO111NB5F10 | Y11 |
| IO111PB5F10 | AA12 |
| IO112NB5F10 | AE9 |
| IO112PB5F10 | AE10 |
| IO113NB5F10 | AC9 |
| IO113PB5F10 | AD9 |
| IO114NB5F11 | AF6 |
| IO114PB5F11 | AF7 |
| IO115NB5F11 | AA10 |
| IO115PB5F11 | AB10 |
| IO116NB5F11 | AE7 |
| IO116PB5F11 | AE8 |
| IO117NB5F11 | AD7 |
| IO117PB5F11 | AD8 |
| IO118NB5F11 | AC7 |
| IO118PB5F11 | AC8 |
| IO119NB5F11 | AD6 |

| FG676 | |
|----------------|------------|
| AX500 Function | Pin Number |
| IO119PB5F11 | AE6 |
| IO120NB5F11 | AE5 |
| IO120PB5F11 | AF5 |
| IO121NB5F11 | AF4 |
| IO121PB5F11 | AE4 |
| IO122NB5F11 | AC5 |
| IO122PB5F11 | AC6 |
| IO123NB5F11 | AD4 |
| IO123PB5F11 | AD5 |
| IO124NB5F11 | AB6 |
| IO124PB5F11 | AB7 |
| IO125NB5F11 | AE3 |
| IO125PB5F11 | AF3 |
| Bank 6 | |
| IO126NB6F12 | AB3 |
| IO126PB6F12 | AC3 |
| IO127NB6F12 | AA2 |
| IO127PB6F12 | AB2 |
| IO128NB6F12 | AC2 |
| IO128PB6F12 | AD2 |
| IO129NB6F12 | Y1 |
| IO129PB6F12 | AA1 |
| IO130NB6F12 | Y3 |
| IO130PB6F12 | AA3 |
| IO131NB6F12 | U6 |
| IO131PB6F12 | V6 |
| IO132NB6F12 | W2 |
| IO132PB6F12 | Y2 |
| IO133NB6F12 | V4 |
| IO133PB6F12 | W4 |
| IO134NB6F12 | V3 |
| IO134PB6F12 | W3 |
| IO135NB6F12 | V1 |
| IO135PB6F12 | V2 |
| IO136NB6F13 | U4 |

| FG676 | |
|----------------|------------|
| AX500 Function | Pin Number |
| IO136PB6F13 | U5 |
| IO137NB6F13 | T6 |
| IO137PB6F13 | T7 |
| IO138NB6F13 | T5 |
| IO138PB6F13 | T4 |
| IO139NB6F13 | R6 |
| IO139PB6F13 | R7 |
| IO140NB6F13 | T3 |
| IO140PB6F13 | U3 |
| IO141NB6F13 | U1 |
| IO141PB6F13 | U2 |
| IO142NB6F13 | R2 |
| IO142PB6F13 | T2 |
| IO143NB6F13 | P3 |
| IO143PB6F13 | R3 |
| IO144NB6F13 | P5 |
| IO144PB6F13 | P4 |
| IO145NB6F13 | P6 |
| IO145PB6F13 | P7 |
| IO146NB6F13 | R1 |
| IO146PB6F13 | T1 |
| Bank 7 | |
| IO147NB7F14 | N6 |
| IO147PB7F14 | N7 |
| IO148NB7F14 | N5 |
| IO148PB7F14 | N4 |
| IO149NB7F14 | N2 |
| IO149PB7F14 | N3 |
| IO150NB7F14 | L1 |
| IO150PB7F14 | M1 |
| IO151NB7F14 | M2 |
| IO151PB7F14 | M3 |
| IO152NB7F14 | M5 |
| IO152PB7F14 | M4 |
| IO153NB7F14 | M7 |

| FG676 | |
|----------------------|------------|
| AX500 Function | Pin Number |
| IO153PB7F14 | M6 |
| IO154NB7F14 | K2 |
| IO154PB7F14 | L2 |
| IO155NB7F14 | K3 |
| IO155PB7F14 | L3 |
| IO156NB7F14 | L5 |
| IO156PB7F14 | L4 |
| IO157NB7F14 | L6 |
| IO157PB7F14 | L7 |
| IO158NB7F15 | J1 |
| IO158PB7F15 | K1 |
| IO159NB7F15 | J4 |
| IO159PB7F15 | K4 |
| IO160NB7F15 | H2 |
| IO160PB7F15 | J2 |
| IO161NB7F15 | K6 |
| IO161PB7F15 | K5 |
| IO162NB7F15 | H3 |
| IO162PB7F15 | J3 |
| IO163NB7F15 | G2 |
| IO163PB7F15 | G1 |
| IO164NB7F15 | G4 |
| IO164PB7F15 | H4 |
| IO165NB7F15 | F3 |
| IO165PB7F15 | G3 |
| IO166NB7F15 | E2 |
| IO166PB7F15 | F2 |
| IO167NB7F15 | F5 |
| IO167PB7F15 | G5 |
| Dedicated I/O | |
| GND | A1 |
| GND | A13 |
| GND | A14 |
| GND | A19 |
| GND | A26 |

| FG676 | |
|----------------|------------|
| AX500 Function | Pin Number |
| GND | A8 |
| GND | AC23 |
| GND | AC4 |
| GND | AD24 |
| GND | AD3 |
| GND | AE2 |
| GND | AE25 |
| GND | AF1 |
| GND | AF13 |
| GND | AF14 |
| GND | AF19 |
| GND | AF26 |
| GND | AF8 |
| GND | B2 |
| GND | B25 |
| GND | B26 |
| GND | C24 |
| GND | C3 |
| GND | G20 |
| GND | G7 |
| GND | H1 |
| GND | H19 |
| GND | H26 |
| GND | H8 |
| GND | J18 |
| GND | J9 |
| GND | K10 |
| GND | K11 |
| GND | K12 |
| GND | K13 |
| GND | K14 |
| GND | K15 |
| GND | K16 |
| GND | K17 |
| GND | L10 |

| FG676 | |
|----------------|------------|
| AX500 Function | Pin Number |
| GND | L11 |
| GND | L12 |
| GND | L13 |
| GND | L14 |
| GND | L15 |
| GND | L16 |
| GND | L17 |
| GND | M10 |
| GND | M11 |
| GND | M12 |
| GND | M13 |
| GND | M14 |
| GND | M15 |
| GND | M16 |
| GND | M17 |
| GND | N1 |
| GND | N10 |
| GND | N11 |
| GND | N12 |
| GND | N13 |
| GND | N14 |
| GND | N15 |
| GND | N16 |
| GND | N17 |
| GND | N26 |
| GND | P1 |
| GND | P10 |
| GND | P11 |
| GND | P12 |
| GND | P13 |
| GND | P14 |
| GND | P15 |
| GND | P16 |
| GND | P17 |
| GND | P26 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO124NB2F11 | P29 |
| IO124PB2F11 | P30 |
| IO125NB2F11 | R22 |
| IO125PB2F11 | R23 |
| IO127NB2F11 | R24 |
| IO127PB2F11 | R25 |
| IO128NB2F11 | R29 |
| IO128PB2F11 | R30 |
| Bank 3 | |
| IO129NB3F12 | T27 |
| IO129PB3F12 | R27 |
| IO130NB3F12 | T29 |
| IO130PB3F12 | T30 |
| IO131NB3F12 | T22 |
| IO131PB3F12 | T23 |
| IO132NB3F12 | U26 |
| IO132PB3F12 | T26 |
| IO133NB3F12 | U24 |
| IO133PB3F12 | T24 |
| IO135NB3F12 | U23 |
| IO135PB3F12 | U22 |
| IO136NB3F12 | U29 |
| IO136PB3F12 | U30 |
| IO137NB3F12 | V28 |
| IO137PB3F12 | U28 |
| IO138NB3F12 | V27 |
| IO138PB3F12 | U27 |
| IO139NB3F13 | V25 |
| IO139PB3F13 | U25 |
| IO141NB3F13 | V23 |
| IO141PB3F13 | V22 |
| IO142NB3F13 | W29 |
| IO142PB3F13 | V29 |
| IO143NB3F13 | W26 |
| IO143PB3F13 | V26 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO145NB3F13 | W24 |
| IO145PB3F13 | V24 |
| IO146NB3F13 | W27 |
| IO146PB3F13 | W28 |
| IO147NB3F13 | Y28 |
| IO147PB3F13 | Y27 |
| IO148NB3F13 | Y30 |
| IO148PB3F13 | W30 |
| IO149NB3F13 | Y25 |
| IO149PB3F13 | W25 |
| IO150NB3F14 | AA29 |
| IO150PB3F14 | Y29 |
| IO151NB3F14 | AC29 |
| IO152NB3F14 | AA26 |
| IO152PB3F14 | Y26 |
| IO153NB3F14 | Y23 |
| IO153PB3F14 | W23 |
| IO154NB3F14 | AB30 |
| IO154PB3F14 | AA30 |
| IO155NB3F14 | AB27 |
| IO155PB3F14 | AA27 |
| IO156NB3F14 | AC28 |
| IO156PB3F14 | AB28 |
| IO157NB3F14 | AA24 |
| IO157PB3F14 | Y24 |
| IO158NB3F14 | AF29 |
| IO158PB3F14 | AF30 |
| IO159NB3F14 | AB25 |
| IO159PB3F14 | AA25 |
| IO160NB3F14 | AE30 |
| IO160PB3F14 | AD30 |
| IO161NB3F15 | AE29 |
| IO161PB3F15 | AD29 |
| IO162NB3F15 | AD27 |
| IO162PB3F15 | AC27 |

| FG896 | |
|-----------------|------------|
| AX2000 Function | Pin Number |
| IO163NB3F15 | AC26 |
| IO163PB3F15 | AB26 |
| IO164NB3F15 | AE28 |
| IO164PB3F15 | AD28 |
| IO165NB3F15 | AC24 |
| IO165PB3F15 | AB24 |
| IO166NB3F15 | AG28 |
| IO166PB3F15 | AF28 |
| IO167NB3F15 | AE26 |
| IO167PB3F15 | AD26 |
| IO168NB3F15 | AD25 |
| IO168PB3F15 | AC25 |
| IO169NB3F15 | AF27 |
| IO169PB3F15 | AE27 |
| IO170NB3F15 | AB23 |
| IO170PB3F15 | AA23 |
| Bank 4 | |
| IO171NB4F16 | AG29 |
| IO171PB4F16 | AG30 |
| IO172NB4F16 | AF24 |
| IO172PB4F16 | AF25 |
| IO173NB4F16 | AG25 |
| IO173PB4F16 | AG26 |
| IO174NB4F16 | AJ25 |
| IO174PB4F16 | AJ26 |
| IO175NB4F16 | AK26 |
| IO175PB4F16 | AK27 |
| IO176NB4F16 | AE23 |
| IO176PB4F16 | AE24 |
| IO177NB4F16 | AH24 |
| IO177PB4F16 | AH25 |
| IO178NB4F16 | AD23 |
| IO178PB4F16 | AC23 |
| IO179PB4F16 | AJ27 |
| IO180NB4F16 | AG23 |

M

Package Pin Assignments



Microsemi Corporate Headquarters
One Enterprise, Aliso Viejo CA 92656 USA
Within the USA: +1 (949) 380-6100
Sales: +1 (949) 380-6136
Fax: +1 (949) 215-4996

Microsemi Corporation (NASDAQ: MSCC) offers a comprehensive portfolio of semiconductor solutions for: aerospace, defense and security; enterprise and communications; and industrial and alternative energy markets. Products include high-performance, high-reliability analog and RF devices, mixed signal and RF integrated circuits, customizable SoCs, FPGAs, and complete subsystems. Microsemi is headquartered in Aliso Viejo, Calif. Learn more at www.microsemi.com.

© 2012 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.