

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	8/16-Bit
Speed	40MHz
Connectivity	UART/USART
Peripherals	DMA, PWM, WDT
Number of I/O	32
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	•
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ia188emptq100ir03

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## ACRONYMS AND ABBREVIATIONS

AMD	Advanced Micro Devices
BIC	Bus Interface and Control
CDRAM	Count for Dynamic RAM
CSC	Chip Selects and Control
DA	Disable Address
DMA	Direct Memory Access
EOI	End of Interrupt
ISR	Interrupt Service Routine
LMCS	Low-Memory Chip Select
MC	Maximum Count
MDRAM	Memory Partition for Dynamic RAM
MILES	Managed IC Lifetime Extension System
MMCS	Midrange Memory Chip Select
NMI	nonmaskable interrupt
PCB	peripheral control block
PIO	programmable I/O
PLL	phase-lock-loop
POR	power-on reset
PQFP	Plastic Quad Flat Package
PSRAM	Pseudo-Static RAM
RCU	Refresh Control Unit
RoHS	Restriction of Hazardous Substances
SFNM	Special Fully Nested mode
TQFP	Thin Quad Flat Package
UART	Universal Asynchronous Receiver-Transmitter
UMCS	Upper Memory Chip Select



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 13 of 146

Name	Pin	Name	Pin	Name	Pin
a0	63	ad14	16	pcs3_n/pio19	85
a1	62	ad15	18	pcs5_n/a1/pio3	83
a2	60	ale	30	pcs6_n/a2/pio2	82
a3	59	ardy	30	rd_n	29
a4	58	bhe_n/aden_n	27	res_n	94
a5	57	clkouta	39	rxd/pio23	24
a6	56	clkoutb	40	s0_n	34
а7	55	den_n/pio5	72	s1_n	33
a8	54	drq0/pio12	100	s2_n	32
a9	53	drq1/pio13	99	s6/clkdiv2/pio29	19
a10	52	dt/r_n/pio4	71	sclk/pio20	26
a11	51	gnd	12	sdata/pio21	23
a12	50	gnd	36	sden0/pio22	25
a13	49	gnd	41	sden1/pio23	24
a14	48	gnd	64	srdy/pio6	69
a15	47	gnd	87	tmrin0/pio11	98
a16	46	gnd	93	tmrin1/pio0	95
a17/pio7	45	hlda	67	tmrout0/pio10	97
a18/pio8	43	hold	68	tmrout1/pio1	96
a19/pio9	42	int0	79	txd/pio27	21
ad0	1	int1/select_n	78	ucs_n/once1_n	80
ad1	3	int2/inta0_n/pio31	77	uzi_n/pio26	20
ad2	5	int3/inta1_n/irq	76	V <sub>cc</sub>	15
ad3	7	int4/pio30	75	V <sub>cc</sub>	38
ad4	9	lcs_n/once0_n	81	V <sub>cc</sub>	44
ad5	11	mcs0_n/pio14	73	V <sub>cc</sub>	61
ad6	14	mcs1_n/pio15	74	V <sub>cc</sub>	84
ad7	17	mcs2_n/pio24	91	V <sub>cc</sub>	90
ad8	2	mcs3_n/rfsh_n/pio25	92	whb_n	65
ad9	4	nmi	70	wlb_n	66
ad10	6	pcs0_n/pio16	89	wr_n	28
ad11	8	pcs1_npio	88	x1	36
ad12	10	pcs2_n/pio18	86	x2	37
ad13	13				

# Table 2. IA186EM TQFP Alphabetic Pin Listing



Pin	Name	Pi	n	Name	F	Pin	Name
1	sden1/pio23	3	5	a4	(	68	mcs2_n/pio24
2	sden0/pio22	3	3	а3	(	69	mcs3_n/rfsh_n/pio25
3	sclk/pio20	3	7	a2		70	gnd
4	bhe_n/aden_n	3	3	V <sub>cc</sub>		71	res_n
5	wr_n	3	)	a1		72	tmrin1/pio25
6	rd_n	4	)	a0		73	tmrout1/pio1
7	ale	4		gnd		74	tmrout0/pio10
8	ardy	42	2	whb_n		75	tmrin0/pio11
9	s2_n	43	3	wlb_n		76	drq1/pio13
10	s1_n	4	1	hlda		77	drq0/pio12
11	s0_n	4	5	hold		78	ad0
12	gnd	4	3	srdy/pio6		79	ad8
13	x1	4	7	nmi	8	80	ad1
14	x2	4	3	dt/r_n/pio4	8	81	ad9
15	V <sub>cc</sub>	49	)	den_n/pio5	8	82	ad2
16	clkouta	5	)	mcs0_n/pio14	8	83	ad10
17	clkoutb	5	1	mcs1_n/pio15	8	84	ad3
18	gnd	5	2	int4/pio30	8	85	ad11
19	a19/pio29	5	3	int3/inta1_n/irq	8	86	ad4
20	a18/pio8	54	1	int2/inta0_n/pio31	8	87	ad12
21	V <sub>cc</sub>	5	5	int1/select_n	8	88	ad5
22	a17/pio7	5	3	int0	8	89	gnd
23	a16	5	7	ucs_n/once1_n	ļ	90	ad13
24	a15	5	3	lcs_n/once0_n	ļ	91	ad6
25	a14	5	)	pcs6_n/a2/pio2	ę	92	V <sub>cc</sub>
26	a13	6	)	pcs5_n/a1/pio3	9	93	ad14
27	a12	6	1	V <sub>cc</sub>	ļ	94	ad7
28	a11	6	2	pcs3_n/pio19	9	95	ad15
29	a10	6	3	pcs2_n/pio18	9	96	s6/clkdiv2_n/pio29
30	a9	6	1	gnd	9	97	uzi_n/pio26
31	a8	6	5	pcs1_n/pio17	9	98	txd/pio27
32	a7	6	3	pcs0_n/pio16	9	99	rxd/pio28
33	a6	6	7	V <sub>cc</sub>	1	00	sdata/pio21
34	a5						

# Table 5. IA186EM PQFP Numeric Pin Listing



Name	Pin	Name	Pin	Name	Pin
a0	40	ad14	93	pcs3_n/pio19	62
a1	39	ad15	95	pcs5_n/a1/pio3	60
a2	37	ale	7	pcs6_n/a2/pio2	59
a3	36	ardy	8	rd_n	6
a4	35	bhe_n/aden_n	4	res_n	71
a5	34	clkouta	16	rxd/pio28	99
a6	33	clkoutb	17	s0_n	11
a7	32	den_n/pio5	49	s1_n	10
a8	31	drq0/pio12	77	s2_n	9
a9	30	drq1/pio13	76	s6/clkdiv2/pio29	96
a10	29	dt/r_n/pio4	48	sclk/pio20	3
a11	28	gnd	12	sdata/pio21	100
a12	27	gnd	18	sden0/pio22	2
a13	26	gnd	41	sden1/pio23	1
a14	25	gnd	64	srdy/pio6	46
a15	24	gnd	70	tmrin0/pio11	75
a16	23	gnd	89	tmrin1/pio0	72
a17/pio7	22	hlda	44	tmrout0/pio10	74
a18/pio8	20	hold	45	tmrout1/pio1	73
a19/pio9	19	int0	56	txd/pio27	98
ad0	78	int1/select_n	55	ucs_n/once1_n	57
ad1	80	int2/inta0_n/pio31	54	uzi_n/pio26	97
ad2	82	int3/inta1_n/irq	53	V <sub>cc</sub>	15
ad3	84	int4/pio30	52	V <sub>cc</sub>	21
ad4	86	lcs_n/once0_n	58	V <sub>cc</sub>	38
ad5	88	mcs0_n/pio14	50	V <sub>cc</sub>	61
ad6	91	mcs1_n/pio15	51	V <sub>cc</sub>	67
ad7	94	mcs2_n/pio24	68	V <sub>cc</sub>	92
ad8	79	mcs3_n/rfsh_n/pio25	69	whb_n	42
ad9	81	nmi	47	wlb_n	43
ad10	83	pcs0_n/pio16	66	wr_n	5
ad11	85	pcs1_n/pio17	65	x1	13
ad12	87	pcs2_n/pio18	63	x2	14
ad13	90		I		

## Table 6. IA186EM PQFP Alphabetic Pin Listing



Name	Pin	Name	Pin	Name	Pin
a0	40	ao13	90	pcs3_n/rts1_n/rtr1_n/pio19	62
a1	39	ao14	93	pcs5_n/a1/pio3	60
a2	37	ao15	95	pcs6_n/a2/pio2	59
a3	36	ardy	8	rd_n	6
a4	35	clkouta	16	res_n	71
a5	34	clkoutb	17	rfsh2_n/aden_n	4
a6	33	den_n/ds_n/pio5	49	rxd/pio28	99
а7	32	drq0/pio12	77	s0_n	11
a8	31	drq1/pio13	76	s1_n	10
a9	30	dt/r_n/pio4	48	s2_n	9
a10	29	gnd	12	s6/lock_n/clkdiv2/pio29	96
a11	28	gnd	18	sclk/pio20	3
a12	27	gnd	41	sdata/pio21	100
a13	26	gnd	42	sden0/pio22	2
a14	25	gnd	64	sden1/pio23	1
a15	24	gnd	70	srdy/pio6	46
a16	23	gnd	89	tmrin0/pio11	75
a17/pio7	22	hlda	44	tmrin1/pio0	72
a18/pio8	20	hold	45	tmrout0/pio10	74
a19/pio9	19	int0	56	tmrout1/pio1	73
ad0	78	int1/select_n	55	txd/pio27	98
ad1	80	int2/inta0_n/pwd/pio31	54	ucs_n/once1_n	57
ad2	82	int3/inta1_n/irq	53	uzi_n/pio26	97
ad3	84	int4/pio30	52	V <sub>cc</sub>	15
ad4	86	lcs_n/once0_n	58	V <sub>cc</sub>	21
ad5	88	mcs0_n/pio14	50	V <sub>cc</sub>	38
ad6	91	mcs1_n/pio15	51	V <sub>cc</sub>	61
ad7	94	mcs2_n/pio24	68	V <sub>cc</sub>	67
ale	7	mcs3_n/rfsh_n/pio25	69	V <sub>cc</sub>	92
ao8	79	nmi	47	wb_n	42
ao9	81	pcs0_n/pio16	66	wr_n	5
ao10	83	pcs1_n/pio17	65	x1	13
ao11	85	pcs2_n/cts1_n/enrx1_n/pio18	63	x2	14
ao12	87				

## Table 8. IA188EM PQFP Alphabetic Pin Listing



Holding aden\_n high or letting it float during POR passes control of the address function of the *ad* bus (ad15–ad0) during LCS and UCS bus cycles from aden\_n to the Disable Address (DA) bit in Low-Memory Chip Select (LMCS) and Upper Memory Chip Select (UMCS) registers. When the address function is selected, the memory address is placed on the a19–a0 pins.

Holding aden\_n low during POR, both the address and data are driven onto the *ad* bus independently of the DA bit setting. This pin is normally sampled one clock cycle after the rising edge of res\_n.

## 2.2.8 clkouta—Clock Output A (synchronous output)

This pin is the internal clock output to the system. Bits [9–8] and Bits [2–0] of the Power-Save Control register (PDCON) control the output of this pin, which may be tristated, output the crystal input frequency (x1), or output the power save frequency (internal processor frequency after divisor). The clkouta can be used as a full-speed clock source in power-save mode. The AC timing specifications that are clock-related refer to clkouta, which remains active during reset and hold conditions.

## 2.2.9 clkoutb—Clock Output B (synchronous output)

This pin is an additional clock output to the system. Bits [11–10] and [2–0] of the Power-Save Control register (PDCON) control the output of this pin, which may be tristated, output the PLL frequency, or may output the power-save frequency (internal processor frequency after divisor). The clkoutb remains active during reset and hold conditions.

## 2.2.10 den\_n/pio5—Data Enable Strobe (synchronous output with tristate)

This pin provides an output enable to an external bus data bus transmitter or receiver. This signal is asserted during I/O, memory, and interrupt acknowledge processes and is deasserted when dt/r\_n undergoes a change of state. It is tristated for a bus hold or reset.

## 2.2.11 drq1/pio12-drq0/pio13-DMA Requests (synchronous level-sensitive inputs)

An external device that is ready for DMA channel 1 or 0 to carry out a transfer indicates to the microcontroller this readiness on these pins. They are level triggered, internally synchronized, not latched, and must remain asserted until dealt with.

## 2.2.12 dt/r\_n/pio4—Data Transmit or Receive (synchronous output with tristate)

The microcontroller transmits data when  $dt/r_n$  is pulled high and receives data when this pin is pulled low. It floats during a reset or bus hold condition.

## 2.2.13 gnd—Ground

Six or seven pins, depending on package, connect the microcontroller to the system ground.



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 32 of 146 Note: It is not recommended that multiple chip-select signals be asserted for the same physical address, although it may be inescapable in certain systems. If this is the case, then all overlapping chip-selects must have the same external ready configuration and the same number of wait states to be inserted into access cycles.

Internal signals are employed to access the peripheral control block (PCB) and these signals serve as chip selects that are configured with no wait states and no external ready. Therefore, the PCB can be programmed with addresses that overlap external chip selects only if these chip selects are configured in the same manner.

Note: Caution is advised in the use of the DA bit in the LMCS or UMCS registers when overlapping an additional chip select with either the lcs\_n or ucs\_n. Setting the DA bit to 1 prevents the address from being driven onto the AD bus for all accesses for which the respective chip select is active, including those for which multiple selects are active.

The mcs\_n and pcs\_n pins are dual-purpose pins, either as chip selects or PIO inputs or outputs. However, the respective ready- and wait-state configurations for their chip-select function will be in effect regardless of the function for which these two pins are programmed. This requires that even if these pins are configured as PIO and enabled (by writing to the MMCS and MPCS registers for the mcs\_n chip selects and to the PACS and MPCS registers for the pcs\_n chip selects), the ready- and wait-state settings for them must agree with those for any overlapping chip selects as though they were configured as chip selects.

Although pcs4\_n is not available as an external pin, it has ready- and wait-state logic and must follow the rules for overlapping chip-selects. Conversely, pins pcs6\_n and pcs5\_n have ready- and wait-state logic that is disabled when configured as address bits a2 and a1, respectively.

Note: If chip-select configuration rules are not followed, the processor may hang with the appearance of waiting for a ready signal even in a system where ready (ardy or srdy) is always set to 1.

## 4.11 Upper Memory Chip Select

The ucs\_n chip select is for the top of memory. On reset, the microcontroller begins fetching and executing instructions at memory location FFFF0h. As a result, upper memory is usually used for instruction memory. To this end, ucs\_n is active on reset and has a memory range of 64 Kbytes (F0000h to FFFFFh) by default, along with external ready required and 3 wait states automatically inserted. The lower boundary of ucs\_n is programmable to provide ranges of 64 to 512 Kbytes.



- Error detection provided by parity, framing, or overrun errors
- Hardware handshaking is achieved with the following selectable control signals:
  - Clear to send (cts\_n)
  - Enable receiver request (enrx\_n)
  - Ready to send (rts\_n)
  - Ready to receive (rtr\_n)
- DMA to and from the port
- The port has its own maskable interrupt
- The port has an independent baud-rate generator
- Maximum baud rate is 1/32 of the processor clock
- Transmit and receive lines are double-buffered

In power-save mode the baud rate generator divide factor must be re-programmed to compensate for the change in clock rate.

## 4.23 Synchronous Serial Port

The synchronous serial port allows the microcontrollers to communicate with ASICs that are required to be programmed but have a pin shortage. The four-pin interface allows half-duplex, bi-directional data transfer at a maximum of 20 Mbits/sec with a 40-MHz CPU clock.

The synchronous serial interface of the IA186EM/ IA188EM operates as the master port in a master/slave arrangement.

There are four pins in the synchronous serial interface for communication with the system elements. These pins are two enables (SDEN0 and SDEN1), a clock (SCLK), and a data pin (SDATA).

In power-save mode, the baud rate generator divide factor must be re-programmed to compensate for the change in clock rate.

### 4.24 Programmable I/O (PIO)

Thirty-two pins are programmable as I/O signals (PIO). Table 15 presents them in both numeric and alphabetic order. Because programming a pin as a PIO disables its normal function, it should be done only if the normal function is not required. A PIO pin can be programmed as an input or output with or without a weak pull-up or pull-down. A PIO pin can be also programmed as an open-drain output. Each PIO pin regains default status after a POR.



These default status settings may be changed as desired.

After POR, a19–a17, the three most significant bits of the address bus, start with their normal function, allowing the processor to begin fetching instructions from the boot address FFFF0h. Normal function is also the default setting for dt/r\_n, den\_n, and srdy after POR.

If the ad15–ad0 bus override is enabled, s6/clkdiv2\_n and uzi\_n automatically return to normal operation. The ad15–ad0 bus override is enabled if either the bhe\_n/aden\_n for the IA186EM or the rfsh2\_n/aden\_n for the IA188EM is held low during POR.

# 5. Peripheral Architecture

## 5.1 Control and Registers

The on-chip peripherals in the IA186EM/IA188EM are controlled from a 256-byte block of internal registers. Although these registers are actually located in the peripherals they control, they are addressed within a single 256-byte block of I/O space and are treated as a functional unit. A list of these registers is presented in Table 16.

Although a named register may be 8 bits, write operations performed on the IA188EM should be 8-bit writes, resulting in 16-bit data transfers to the Peripheral Control Block (PCB) register. Only word reads should be performed to the PCB registers. If unaligned read and write accesses are performed on either the IA186EM or IA188EM, indeterminate behavior may result.

*Note: Adhere to these directions while writing code to avoid errors.* 



## 5.1.1 RELREG (0feh)

The Peripheral Control Block RELocation REGister maps the entire Peripheral Control Block Register Bank to either I/O or memory space. In addition, RELREG contains a bit that places the interrupt controller in either master or slave mode. The RELREG contains 20ffh at reset (see Table 17).

### Table 17. Peripheral Control Block Relocation Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	S/Mn	Reserved	IO/Mn					RA	19–	RA	8				

- Bit [15]—Reserved.
- Bit [14]—S/Mn → When set to 1, this bit places the interrupt controller into slave mode. When 0, it is in master mode.
- Bit [13]—Reserved.
- Bit [12]—IO/Mn  $\rightarrow$  When set to 1, the Peripheral Control Block is mapped into memory space. When 0, this bit maps the Peripheral Control Block Register Bank into IO space.
- Bits [11–0]—RA19–RA8 → Sets the base address (upper 12 bits) of the Peripheral Control Block Register Bank. RA7–RA0 default to 0. When Bit [12] (IO/Mn) is set to 1, RA19–RA16 are ignored.

### 5.1.2 **RESCON (0f6h)**

The RESet CONfiguration Register latches user-defined information present at specified pins at the rising edge of reset. The contents of this register are read-only and remain valid until the next reset. The RESCON contains user-defined information at reset (see Table 18).

#### Table 18. Reset Configuration Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					R	C15	-RC	20							

• Bits [15–0]—RC15–RC0 → At the rising edge of reset, the values of specified pins (ad15–ad0 for the IA186EM and ao15–ao8 and ad7–ad0 for the IA188EM) are latched into this register.

### 5.1.3 PRL (0f4h)

The Processor Release Level Register contains a code corresponding to the latest processor production release. The PRL is a Read-Only Register. The PRL contains 0400h (see Table 19).



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 59 of 146

- Bit [5]— $P \rightarrow Relative Priority$ . When set to 1, selects high priority for this channel relative to the other channel during simultaneous transfers.
- Bit [4]—TDRQ → Timer 2 Synchronization. When set to 1, enables DMA requests from Timer 2. When 0, disables them.
- Bit [3]—Reserved.
- Bit [2]—CHG → Change Start Bit. This bit must be set to 1 to allow modification of the ST bit during a write. During a write, when CHG is set to 0, ST is not changed when writing the control word. The result of reading this bit is always 0.
- Bit [1]—ST → Start/Stop DMA Channel. When set to 1, the DMA channel is started. The CHG bit must be set to 1 for this bit to be modified and only during the same register write. A processor reset causes this bit to be set to 0.
- Bit [0]—Bn/W → Byte/Word Select. When set to 1, word transfers are selected. When 0, byte transfers are selected.

Note: Word transfers are not supported if the chip selects are programmed for 8-bit transfers. The IA188EM does not support word transfers

## 5.1.9 D1TC (0d8h) and D0TC (0c8h)

DMA Transfer Count Registers. The DMA Transfer Count registers are maintained by each DMA channel. They are decremented after each DMA cycle. The state of the TC bit in the DMA control register has no influence on this activity. But, if unsynchronized transfers are programmed or if the TC bit in the DMA control word is set, DMA activity ceases when the transfer count register reaches 0. The D0TC and D1TC registers are undefined at reset (see Table 25).

## Table 25. DMA Transfer Count Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Т	C15	-TC	:0							

• Bits [15–0]—TC15–TC0 → DMA Transfer Count contains the transfer count for the respective DMA channel. Its value is decremented after each transfer.

## 5.1.10 D1DSTH (0d6h) and D0DSTH (0c6h)

The DMA DeSTination Address High Register. The 20-bit destination address consists of these 4 bits combined with the 16 bits of the respective Destination Address Low Register. A DMA transfer requires that two complete 16-bit registers (high and low registers) be used for both the source and destination addresses of each DMA channel involved. These four registers must be



	<u>n poc</u>	<u></u>	Tak Blate Elle
R3	R1	R0	Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	5
1	0	1	7
1	1	0	9
1	1	1	15

pcs3_n-pcs0_	_n Wait-State	Encoding
-		

- Bit [2]—R2 → Ready Mode. When set to 1, external ready is ignored. When 0, it is required. In each case the number of wait states is determined according to the pcs3\_n-pcs0\_n Wait-State Encoding shown above.
- Bits [1–0]—R1–R0 → Wait-State Value (see pcs3\_n–pcs0\_n Wait-State Encoding above). The pcs6\_n–pcs5\_n and pcs3\_n–pcs0\_n pins are multiplexed with the PIO pins. For these to function as chip selects, the PIO mode and direction settings for these pins must be set to 0 for normal operation.

## 5.1.17 LMCS (0a2h)

The Low-Memory Chip Select (LMCS) Register configures the LMCS provided to facilitate access to the interrupt vector table located at 00000h or the bottom of memory. The lcs\_n pin is not active at reset.

The width of the data bus for the lcs\_n space should be configured in the AUXCON register before activating the lcs\_n chip select pin, by any write access to the LMCS register. The value of the LMCS register is undefined at reset except DA, which is set to 0 (see Table 33).

Table 33. Low-Memory Chip Select Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	s UB2–UB0 Reserved			DA	PSE	Re	serv	/ed	R2	R1–R0					

- Bit [15]—Reserved  $\rightarrow$  Set to 0.
- Bits [14–12]—UB2–UB0 → Upper Boundary. These bits define the upper boundary of memory accessed by the lcs\_n chip select. The list below presents the possible block-size configurations (a 512-Kbyte maximum).



	U U	
Memory Block Size	Ending Address	UB2–UB0
64K	0FFFFh	000b
128K	1FFFFh	001b
256K	3FFFFh	011b
512K	7FFFFh	111b

LMCS Block-Size Programming Values

- Bits [11-8]—Reserved  $\rightarrow$  Set to 1.
- Bit [7]—DA → Disable Address. When set to 1, the address bus is disabled, providing some measure of power saving. When 0, the address is driven onto the address bus ad15–ad0 during the address phase of a bus cycle. This bit is set to 0 at reset.
  - If bhe\_n/aden\_n (IA186EM) is held at 0 during the rising edge of res\_n, the address bus is always driven, regardless of the setting of DA.
- Bit [6]—PSE → PSRAM Mode Enable. When set to 1, PSRAM support for the lcs\_n chip select memory space is enabled. The EDRAM, MDRAM, and CDRAM RCU registers must be configured for auto refresh before PSRAM support is enabled. Setting the enable bit (EN) in the enable RCU register (EDRAM, offset e4h) configures the mcs3\_n/rfsh\_n as rfsh\_n.
- Bits [5-3]—Reserved  $\rightarrow$  Set to 1.
- Bit [2]—R2  $\rightarrow$  Ready Mode. When set to 1, the external ready is ignored. When 0, it is required. The value of R1–R0 bits determines the number of wait states inserted.
- Bits [1–0]—R1–R0 → Wait-State Value. The value of these bits determines the number of wait states inserted into an access to the lcs\_n memory area. This number ranges from 0 to 3 (R1–R0 = 00b to 11b).

## 5.1.18 UMCS (0a0h)

The Upper Memory Chip Select Register configures the UMCS pin, used for the top of memory. On reset, the first fetch takes place at memory location FFFF0h and thus this area of memory is usually used for instruction memory. The ucs\_n defaults to an active state at reset with a memory range of 64 Kbytes (F0000h to FFFFh), external ready required, and three wait states automatically inserted. The upper end of the memory range always ends at FFFFFh. The lower end of this upper memory range is programmable. The value of the UMCS register is F03Bh at reset (see Table 34).



- Bits [11-6]—Reserved  $\rightarrow$  Set to 0.
- Bit [5]—MC Maximum Count → When the timer reaches its maximum count, this bit is set to 1 regardless of the interrupt enable bit. This bit is also set every time Maxcount Compare Register A or B is reached when in dual maxcount mode. If preferred, this bit may be used by software polling rather than by interrupts to monitor timer status.
- Bit [4]—RTG Retrigger Bit → This pin controls the timer function of the timer input pin. When set to 1, the count is reset by a 0 to 1 transition on timrin0 or tmrin1. When 0, a high input on tmrin0 or tmrin1 enables the count and a 1 holds the timer value. This bit is ignored if the external clocking (EXT = 1) bit is set.
- Bit [3]—P Prescaler Bit → P is ignored if external clocking is enabled (EXT = 1). Timer 2 prescales the timer when P is set to 1. Otherwise, the timer is incremented on every fourth clkout cycle.
- Bit [2]—EXT External Clock Bit → This bit determines whether an external or internal clock is used. If EXT is 1, an external clock is used. If 0, an internal is used.
- Bit [1]—ALT Alternate Compare Bit → If set to 1, the timer will count to Maxcount Compare A, reset the count register to 0, count to Maxcount Compare B, reset the count register to 0, and begin again at Maxcount Compare A. If 0, it will count to Maxcount Compare A, reset the count register to 0, and begin again at Maxcount Compare A. Maxcount Compare B is not used in this case.
- Bit [0]—CONT Continuous Mode Bit → When set to 1, the timer runs continuously. When 0, the timer stops after each count run and EN will be cleared. If CONT = 1 and ALT = 1, the respective timer counts to the Maxcount Compare A value and resets, then commences counting to Maxcount Compare B value, resets, and stops counting.

### 5.1.28 T2CON (066h)

Timer 2 Mode and CONtrol Register. This register controls the operation of Timer 2. The value of the T2CON register is 0000h at reset (see Table 50).

#### Table 50. Timer 2 Mode and Control Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EN	INHn	INT		Reserved						MC	F	Rese	erve	d	CONT

• Bit [15]—EN Enable Bit → The timer is enabled when the EN bit is 1. The timer count is inhibited when the EN bit is 0. Setting this bit to 1 by writing to the T2CON register requires that the INH bit be set to 1 during the same write. This bit is write-only and can only be written if the INHn bit (Bit [14]) is set to 1 in the same operation.



No.	Name	Description	Min <sup>a</sup>	Max <sup>a</sup>
Gen	eral Timing	g Requirements		
1	tDVCL	Data in Setup	10	-
2	tCLDX	Data in Hold	0	-
Gen	eral Timing	Responses	·	
3	tCHSV	Status Active Delay	0	6
4	tCLSH	Status Inactive Delay	0	6
5	tCLAV	ad Address Valid Delay	0	12
6	tCLAX	Address Hold	0	12
8	tCHDX	Status Hold Time	0	_
9	tCHLH	ale Active Delay	0	8
10	tLHLL	ale Width	tCLCH-5	_
11	tCHLL	ale Inactive Delay	0	8
12	tAVLL	ad Address Valid to ale Low	tCLCH	_
13	tLLAX	ad Address Hold from ale Inactive	tCHCL	_
14	tAVCH	ad Address Valid to Clock High	0	_
15	tCLAZ	ad Address Float Delay	0	12
16	tCLCSV	mcs_n/pcs_n Inactive Delay	0	12
17	tCXCSX	mcs_n/pcs_n Hold from Command Inactive	tCLCH	-
18	tCHCSX	mcs_n/pcs_n Inactive Delay	0	12
19	tDXDL	den_n Inactive to dt/r_n Low	0	-
20	tCVCTV	Control Active Delay 1	0	10
21	tCVDEX	den_n Inactive Delay	0	9
22	tCHCTV	Control Active Delay 2	0	10
23	tLHAV	ale High to Address Valid	7.5	-
Rea	d Cycle Tir	ning Responses		
24	tAZRL	ad Address Float to rd_n Active	0	_
25	tCLRL	rd_n Active Delay	0	10
26	tRLRH	rd_n Pulse Width	tCLCL	-
27	tCLRH	rd_n Inactive Delay	0	10
28	tRHLH	rd_n Inactive to ale High	tCLCH	-
29	tRHAV	rd_n Inactive to ad Address Active	tCLCL	-
66	tAVRL	a Address Valid to rd_n Low	tCLCL + tCHCL	_
67	tCHCSV	clkouta High to lcs_n/usc_n Valid	0	9
68	tCHAV	clkouta High to a Address Valid	0	8

## Table 83. Read Cycle Timing

<sup>a</sup>In nanoseconds.



#### IA186EM/IA188EM 8-Bit/16-Bit Microcontrollers



Figure 14. Multiple Write Cycles



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 110 of 146

No.	Name	Description	Min <sup>a</sup>	Max <sup>a</sup>						
General Timing Requirements										
1	tDVCL	Data in Setup	10	-						
2	tCLDX	Data in Hold	0	-						
Gen	eral Timing	Responses								
3	tCHSV	Status Active Delay	0	6						
4	tCLSH	Status Inactive Delay	0	6						
5	tCLAV	ad Address Valid Delay	0	12						
6	tCLAX	Address Hold	0	12						
7	tCLDV	Data Valid Delay	0	12						
8	tCHDX	Status Hold Time	0	-						
9	tCHLH	ale Active Delay	0	8						
10	tLHLL	ale Width	tCLCH-5	-						
11	tCHLL	ale Inactive Delay	0	8						
12	tAVLL	ad Address Valid to ale Low	tCLCH	-						
13	tLLAX	ad Address Hold from ale Inactive	tCHCL	-						
14	tAVCH	ad Address Valid to Clock High	0	-						
16	tCLCSV	mcs_n/pcs_n Inactive Delay	0	12						
17	tCXCSX	mcs_n/pcs_n Hold from Command Inactive	tCLCH	-						
18	tCHCSX	mcs_n/pcs_n Inactive Delay	0	12						
19	tDXDL	den_n Inactive to dt/r_n Low	0	-						
20	tCVCTV	Control Active Delay 1	0	10						
22	tCHCTV	Control Active Delay 2	0	9						
23	tLHAV	ale High to Address Valid	7.5	-						
Writ	e Cycle Tim	ing Responses	·							
30	tCLDOX	Data Hold Time	0	_						
31	tCVCTX	Control Inactive Delay	0	10						
32	tWLWH	wr_n Pulse Width	2tCLCL	-						
33	tWHLH	wr_n Inactive to ale High	tCLCH	-						
34	tWHDX	Data Hold after wr_n	tCLCL	-						
35	tWHDEX	wr_n Inactive to den_n Inactive	tCLCH	-						
65	tAVWL	a Address Valid to wr_n Low	tCLCL + tCHCL	_						
67	tCHCSV	clkouta High to lcs_n/usc_n Valid	0	9						
68	tCHAV	clkouta High to a Address Valid	0	8						
87	tAVBL	a Address Valid to whb n/wlb n Low	tCHCL -1.5	_						

## Table 84. Write Cycle Timing

<sup>a</sup>In nanoseconds.



No.	Name	Comment	Min <sup>a</sup>	Max <sup>a</sup>							
Gen	General Timing Requirements										
1	tDVCL	Data in Setup	10	_							
2	tCLDX	Data in Hold	0	_							
General Timing Responses											
5	tCLAV	ad Address Valid Delay	0	12							
7	tCLDV	Data Valid Delay	0	12							
8	tCHDX	Status Hold Time	0	_							
9	tCHLH	ale Active Delay	0	8							
10	tLHLL	ale Width	tCLCH-5	-							
11	tCHLL	ale Inactive Delay	NULL	NULL							
20	tCVCTV	Control Active Delay 1	0	10							
23	tLHAV	ale High to Address Valid	7.5	-							
80	tCLCLX	lcs_n Inactive Delay	0	9							
81	tCLCSL	lcs_n Active Delay	0	9							
84	tLRLL	lcs_n Precharge Pulse Width	tCLCL+ tCLCH	-							
Write	e Cycle Tim	ing Responses									
30	tCLDOX	Data Hold Time	0	-							
31	tCVCTX	Control Inactive Delay	0	10							
32	tWLWH	wr_n Pulse Width	2tCLCL	1							
33	tWHLH	wr_n Inactive to ale High	tCLCH	-							
34	tWHDX	Data Hold after wr_n	tCLCL	-							
65	tAVWL	a Address Valid to wr_n Low	tCLCL+ tCHCL	-							
68	tCHAV	clkouta High to a Address Valid	0	8							
87	tAVBL	a Address Valid to whb_n/wlb_n Low	tCHCL -1.5	-							

# Table 86. PSRAM Write Cycle Timing

<sup>a</sup>In nanoseconds.



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 115 of 146

	Instruction	Opcode - Hex			Clock Cycles		Flags Affected								
				Bytes		Ĺ									
Mnemonic	Description	Byte 1	Byte 2	3–6	IA186EM	IA188EM	0	D	Ι	Т	S	Ζ	Α	Р	С
PUSHF	Push Processor Status Flags reg	9C	-	-	9	13	-	-	-	-	-	-	-	-	-
RCL	Rotate 9 bits of C and r/m8 left once	D0	/2	-	2/15	2/15	-	-	-	-	-	-	-	-	-
	Rotate 9 bits of C and r/m8 left CL times	D2	/2	-	5+n/ 17+n	5+n/ 17+n									
	Rotate 9 bits of C and r/m8 left	C0	/2 ib	-	5+n/	5+n/									
	imm8 times				17+n	17+n									
	Rotate 17 bits of C and r/m16 left once	D1	/2	-	2/15	2/15									
	Rotate 17 bits of C and r/m16 left CL times	D3	/2	-	5+n/ 17+n	5+n/ 17+n									
	Rotate 17 bits of C and r/m16 left	C1	/2 ib	-	5+n/	5+n/									
	imm8 times				17+n	17+n									
RCR	Rotate 9 bits of C and r/m8 right once	D0	/3	-	2/15	2/15	-	-	-	-	-	-	-	-	-
	Rotate 9 bits of C and r/m8 right	D2	/3	-	5+n/	5+n/									
	CL times				17+n	17+n									
	Rotate 9 bits of C and r/m8 right	C0	/3 ib	-	5+n/	5+n/									
	IMM8 times	D1	10		1/+n	1/+n	-								
	right once	DI	/3	-	2/15	2/15									
	Rotate 17 bits of C and r/m16	D3	/3	-	5+n/	5+n/									
	right CL times				17+n	17+n									
	Rotate 17 bits of C and r/m16	75	/3 ib	-	5+n/	5+n/									
DED	Input CX bytes from part in DX to	E2	60		1/+n 9,9p	1/+n 0,0n									
INS	ES:[DI]	гэ	00	_	0+011	0+011	_	_	-	-	-	-	-	_	-
	Input CX bytes from port in DX to ES:[DI]	F3	6D	-	8+8n	12+8n									
REP LODS	Load CX bytes from segment :[SI] in AL	F3	AC	-	6+11n	6+11n	-	-	-	-	-	-	-	-	-
	Load CX words from segment :[SI] in AX	F3	AD	-	6+11n	10+ 11n									
REP MOVS	Copy CX bytes from segments :[SI] to ES:[DI]	F3	A4	-	8+8n	8+8n	-	-	-	-	-	-	-	-	-
	Copy CX words from segments :[SI] to ES:[DI]	F3	A5	-	8+8n	12+8n									
REP	Output CX bytes from DS:[SI] to port in DX	F3	6E	-	8+8n	8+8n	-	-	-	-	-	-	-	-	-
	Output CX bytes from DS:[SI] to	F3	6F	-	8+8n	12+8n									
REP	Fill CX bytes at ES:[DI] with AL	F3	AA	_	8+8n	8+8n	-	-	-	_	-	-	_	-	-
STOS	Fill CX words at ES:[DI] with AL	F3	AB	-	8+8n	12+8n									
REPE	Find non-matching bytes in	F3	A6	-	5+22n	5+22n	-	-	-	-	-	-	-	-	-
CMPS	ES:[DI] and segment :[SI]	F3	۵7		5±22n	0+22n									
	ES:[DI] and segment :[SI]	15	Ai	_	J+2211	9+2211									
REPE SCAS	Find non-AL byte starting at ES:[DI]	F3	AE	-	5+15n	5+15n									
	Find non-AX word starting at ES:[DI]	F3	AF	-	5+15n	9+15n	]								
REPZ CMPS	Find non-matching bytes in ES:DI and segment [SI]	F3	A6	-	5+22n	5+22n	1								
	Find non-matching words in ES:DI and segment :[SI]	F3	A7	-	5+22n	9+22n	1								

### Table 94. Instruction Set Summary (Continued)



end of the timer interrupt routine being serviced, set the Interrupt Enable Bit in the Process Status Word to globally disable interrupts prior to clearing the timer interrupt being serviced and unmask the appropriate timer interrupts.

### Errata No. 2

Problem: Lock up just after reset is released.

**Description:** Usually the first instruction is a long jump to the start of the user's code. In this case, the compiler apparently inserted a short jump instruction with zero displacement before the expected long jump instruction. The OEM device stuttered, but recovered to execute the long jump, while the device instruction pointer was corrupted, causing the lockup. In summary, a short jump with zero displacement is a corner case that does not work in the device.

Workaround: Do not use a short jump instruction with zero displacement.

### Errata No. 3

**Problem:** Intermittent startup.

**Description:** Processor either came out of reset normally, or would go into a series of watchdog timeouts. The addition of 10K ohm pullups to the wr\_n and rd\_n outputs seemed to solve the issue. Further analysis of the OEM device shows the presence of undocumented pullups on these pins, which will pull them high when the reset condition tristates these pins. The device does not include internal pullups on these pins allowing these outputs to float during reset.

**Workaround:** Add 10K ohm pullups to wr\_n and rd\_n pins to guarantee proper logic levels at the end of reset.

### Errata No. 4

**Problem:** Timer operation in continuous mode.

**Description:** The timers (Timer 0 and Timer 1) do not function per the specification when set in continuous mode with no external timer input stimulus to initiate/continue count.

Workaround: None.

#### Errata No. 5

**Problem:** DMA interrupt will not bring device out of halt state.



IA211050831-19 UNCONTROLLED WHEN PRINTED OR COPIED Page 143 of 146 http://www.Innovasic.com Customer Support: 1-888-824-4184