



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-64-19
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4104f64k64baxqma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



XMC4[12]00 Data Sheet

Revision H	istory: V1.3 2015-10
Previous Ve V1.2 2014-0 V1.1 2014-0 V1.0 2013-7 V0.6 2012-7	arsions: 06 03 10 11
Page	Subjects
12	Added a section listing the packages of the different markings.
14	Added BA marking variant.
14	Corrected SCU_IDCHIP value of XMC4100 EES-AA/ES-AA.
36	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
37	Changed pull device definition to System Requirement (SR) to reflect that the specified currents are defined by the characteristics of the external load/driver.
37	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.
42	Updated C_{AINSW} , C_{AINTOT} and R_{AIN} parameters with improved values.
56	Added footnote on test configuration for LPAC measurement.
58	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)
62	Relaxed RTC_XTAL $V_{\rm PPX}$ parameter value and changed it to a system requirement.
66	Added footnote on current consumption by enabling of f_{CCU} .
67	Added Flash endurance parameter for 64 Kbytes Physical Sector PS4 $N_{\rm EPS4}$ for devices with BA marking.
many	Added PG-TQFP-64-19 and PG-VQFN-48-71 package information.
89, 91	Added tables describing the differences between PG-LQFP-64-19 to PG- TQFP-64-19 as well as PG-VQFN-48-53 to PG-VQFN-48-71 packages.
93	Updated to JEDEC standard J-STD-020D for the moisture sensitivity level and added solder temperature parameter according to the same standard.



About this Document

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4[12]00 series devices.

The document describes the characteristics of a superset of the XMC4[12]00 series devices. For simplicity, the various device types are referred to by the collective term XMC4[12]00 throughout this manual.

XMC4000 Family User Documentation

The set of user documentation includes:

- Reference Manual
 - decribes the functionality of the superset of devices.
- Data Sheets
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- Errata Sheets
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by Users Guides and Application Notes.

Please refer to http://www.infineon.com/xmc4000 to get access to the latest versions of those documents.



Summary of Features

Table 6 S	SRAM Memo	ory Ranges	
Total SRAM Si	ize	Program SRAM	System Data SRAM
40 Kbytes		1FFF C000 _H – 1FFF FFFF _H	2000 0000 _H – 2000 5FFF _H
20 Kbytes		1FFF E000 _H – 1FFF FFFF _H	2000 0000 _H – 2000 2FFF _H

Table 7 ADC Channels¹⁾

Package	VADC G0	VADC G1
LQFP-64, TQFP-64	CH0, CH3CH7	CH0, CH1, CH3, CH6
PG-VQFN-48	CH0, CH3CH7	CH0, CH1, CH3

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.6 Identification Registers

The identification registers allow software to identify the marking.

Table 8 XMC4200 Identification Registers

Register Name	Value	Marking
SCU_IDCHIP	0004 2001 _H	EES-AA, ES-AA
SCU_IDCHIP	0004 2002 _H	ES-AB, AB
SCU_IDCHIP	0004 2003 _H	BA
JTAG IDCODE	101D D083 _H	EES-AA, ES-AA
JTAG IDCODE	201D D083 _H	ES-AB, AB
JTAG IDCODE	301D D083 _H	BA



General Device Information

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.



Figure 4 XMC4[12]00 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)

Port I/O Functions (CONt'd) Table 13

			(
Function	Output				Input									
	ALT1	ALT2	ALT3	ALT4	HWO0	HWIO	Input	Input	Input	Input	Input	Input	Input	Input
P14.9					DAC. OUT_1			VADC. G1CH1						
P14.14								VADC. G1CH6					G1ORC6	
USB_DP														
USB_DM														
HIB_IO_0	HIBOUT	WWDT. SERVICE_OUT					WAKEUPA			USB. VBUSDETECT C				
тск						DB.TCK/ SWCLK								
TMS					DB.TMS/ SWDIO									
PORST														
XTAL1							U0C0. DX0F	U0C1. DX0F	U1C0. DX0F	U1C1. DX0F				
XTAL2														
RTC_XTAL1									ERU0. 1B1					
RTC_XTAL2														

XMC4100 / XMC4200 XMC4000 Family





The XMC4[12]00 has a common ground concept, all $V_{\rm SS}$, $V_{\rm SSA}$ and $V_{\rm SSO}$ pins share the same ground potential. In packages with an exposed die pad it must be connected to the common ground as well.

There are no dedicated connections for the analog reference V_{AREF} and V_{AGND} . Instead, they share the same pins as the analog supply pins V_{DDA} and V_{SSA} . Some analog channels can optionally serve as "Alternate Reference"; further details on this operating mode are described in the Reference Manual.

When V_{DDP} is supplied, V_{BAT} must be supplied as well. If no other supply source (e.g. battery) is connected to V_{BAT} , the V_{BAT} pin can also be connected directly to V_{DDP} .



3 Electrical Parameters

3.1 General Parameters

3.1.1 Parameter Interpretation

The parameters listed in this section partly represent the characteristics of the XMC4[12]00 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are marked with an two-letter abbreviation in column "Symbol":

• CC

Such parameters indicate Controller Characteristics, which are a distinctive feature of the XMC4[12]00 and must be regarded for system design.

• SR

Such parameters indicate **S**ystem **R**equirements, which must be provided by the application system in which the XMC4[12]00 is designed in.



Figure 8 explains the input voltage ranges of $V_{\rm IN}$ and $V_{\rm AIN}$ and its dependency to the supply level of $V_{\rm DDP}$. The input voltage must not exceed 4.3 V, and it must not be more than 1.0 V above $V_{\rm DDP}$. For the range up to $V_{\rm DDP}$ + 1.0 V also see the definition of the overload conditions in Section 3.1.3.



Figure 8 Absolute Maximum Input Voltage Ranges





Figure 9 Input Overload Current via ESD structures

 Table 16 and Table 17 list input voltages that can be reached under overload conditions.

 Note that the absolute maximum input voltages as defined in the Absolute Maximum Ratings must not be exceeded during overload.

	Table 16	PN-Junction	Characterisitics f	or positive	Overload
--	----------	--------------------	---------------------------	-------------	----------

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 150 °C
A1 / A1+	$V_{\rm IN} = V_{\rm DDP}$ + 1.0 V	$V_{\rm IN}$ = $V_{\rm DDP}$ + 0.75 V
AN/DIG_IN	$V_{\rm IN} = V_{\rm DDP}$ + 1.0 V	$V_{\rm IN}$ = $V_{\rm DDP}$ + 0.75 V

Table 17	PN-Junction	Characterisitics	for negative	Overload
----------	--------------------	-------------------------	--------------	----------

Pad Type	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = -40 °C	$I_{\rm OV}$ = 5 mA, $T_{\rm J}$ = 150 °C
A1 / A1+	$V_{\rm IN} = V_{\rm SS}$ - 1.0 V	$V_{\rm IN}$ = $V_{\rm SS}$ - 0.75 V
AN/DIG_IN	$V_{\rm IN} = V_{\rm DDP}$ - 1.0 V	$V_{\rm IN}$ = $V_{\rm DDP}$ - 0.75 V

Table 18	Port Groups for Overload and Short-Circuit Current Sum
	Parameters

Group	Pins	
1	P0.[12:0], P3.0	
2	P14.[8:0]	
3	P2.[15:0]	
4	P1.[15:0]	



3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the Section 3.2.1.

Table 19	Pad Driver	and Pad	Classes	Overview
		anaiaa	0.0000	0.0.000

Class	Power Supply	Туре	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O,	A1 (e.g. GPIO)	6 MHz	100 pF	No
		LVTTL outputs	A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended



Figure 10 Output Slopes with different Pad Driver Modes

Figure 10 is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in Section 3.2.1.

35



3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4[12]00. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Ambient Temperature	T _A SR	-40	-	85	°C	Temp. Range F
		-40	-	125	°C	Temp. Range K
Digital supply voltage	$V_{\rm DDP}{\rm SR}$	3.13 ¹⁾	3.3	3.63 ²⁾	V	
Core Supply Voltage	V _{DDC} CC	_1)	1.3	-	V	Generated internally
Digital ground voltage	$V_{\rm SS}~{\rm SR}$	0	-	-	V	
ADC analog supply voltage	$V_{\rm DDA}{ m SR}$	3.0	3.3	3.6 ²⁾	V	
Analog ground voltage for V_{DDA}	$V_{\rm SSA}{ m SR}$	-0.1	0	0.1	V	
Battery Supply Voltage for Hibernate Domain ³⁾	$V_{\rm BAT}{ m SR}$	1.95 ⁴⁾	-	3.63	V	When V_{DDP} is supplied V_{BAT} has to be supplied as well.
System Frequency	$f_{\rm SYS}~{\rm SR}$	-	-	80	MHz	
Short circuit current of digital outputs	I _{SC} SR	-5	-	5	mA	
Absolute sum of short circuit currents per pin group ⁵⁾	$\Sigma I_{\rm SC_PG}$ SR	-	-	20	mA	
Absolute sum of short circuit currents of the device	$\Sigma \overline{I_{SC_D}}$ SR	_	-	100	mA	

Table 20	Operating	Conditions	Parameters
	operating	oonantionio	i urumotoro

1) See also the Supply Monitoring thresholds, **Section 3.3.2**.

2) Voltage overshoot to 4.0 V is permissible at Power-Up and $\overrightarrow{\text{PORST}}$ low, provided the pulse duration is less than 100 μ s and the cumulated sum of the pulses does not exceed 1 h over lifetime.

3) Different limits apply for LPAC operation, Section 3.2.6

4) To start the hibernate domain it is required that V_{BAT} ≥ 2.1 V, for a reliable start of the oscillation of RTC_XTAL in crystal mode it is required that V_{BAT} ≥ 3.0 V.

36

5) The port groups are defined in **Table 18**.



Table 30 CMP and 10-bit DAC characteristics (Operating Conditions apply)							
Parameter	Symbol		Values	5	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
CSG Output Jitter	D _{CSG} CC	-	-	1	clk		
Bias startup time	t _{start} CC	-	-	98	us		
Bias supply current	I _{DDbias} CC	-	-	400	μA		
CSGy startup time	t _{CSGS} CC	-	-	2	μS		
Input operation current ¹⁾	I _{DDCIN} CC	-10	-	33	μA	See Figure 19	
High Speed Mode	1			-1			
DAC output voltage range	V _{DOUT} CC	$V_{\rm SS}$	-	V_{DDP}	V		
DAC propagation delay - Full scale	t _{FShs} CC	-	-	80	ns	See Figure 20	
Input Selector propagation delay - Full scale	t _{Dhs} CC	-	-	100	ns	See Figure 20	
Comparator bandwidth	t _{Dhs} CC	20	-	-	ns		
DAC CLK frequency	$f_{\rm clk}~{\rm SR}$	-	-	30	MHz		
Supply current	I _{DDhs} CC	-	-	940	μA		
Low Speed Mode							
DAC output voltage range	V _{DOUT} CC	$0.1 imes V_{ m DDP}^{2)}$	-	V_{DDP}	V		
DAC propagation delay - Full Scale	t _{FSIs} CC	-	-	160	ns	See Figure 20	
Input Selector propagation delay - Full Scale	t _{DIs} CC	-	-	200	ns	See Figure 20	
Comparator bandwidth	t _{Dls} CC	20	-	-	ns		
DAC CLK frequency	$f_{\rm clk}$ SR	-	-	30	MHz		
Supply current	I _{DDIs} CC	-	-	300	μA		

1) Typical input resistance $R_{CIN} = 100$ kOhm.

2) The INL error increases for DAC output voltages below this limit.



- 2) Maximum threshold for reset deassertion.
- 3) The V_{DDP} monitoring has a typical hysteresis of V_{PORHYS} = 180 mV.



Figure 27 Power-Up Behavior

3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency $f_{\rm CPU}$. Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



3.3.7 Serial Wire Debug Port (SW-DP) Timing

The following parameters are applicable for communication through the SW-DP interface.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

Table 47	SWD Interface	Timing Parameters (Operating	g Conditions apply)
----------	---------------	---------------------	-----------	---------------------

Parameter		nbol	Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
SWDCLK clock period	t _{SC}	SR	25	-	-	ns	$C_L = 30 \text{ pF}$
			40	-	-	ns	$C_L = 50 \text{ pF}$
SWDCLK high time	<i>t</i> ₁	SR	10	-	500000	ns	
SWDCLK low time	<i>t</i> ₂	SR	10	-	500000	ns	
SWDIO input setup to SWDCLK rising edge	<i>t</i> ₃	SR	6	-	-	ns	
SWDIO input hold after SWDCLK rising edge	<i>t</i> ₄	SR	6	-	-	ns	
SWDIO output valid time	t_5	СС	-	-	17	ns	$C_L = 50 \text{ pF}$
after SWDCLK rising edge			-	-	13	ns	$C_L = 30 \text{ pF}$
SWDIO output hold time from SWDCLK rising edge	<i>t</i> ₆	СС	3	-	-	ns	







Table 51 USIC IIC Fast Mode Timing¹⁾

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Fall time of both SDA and SCL	t ₁ CC/SR	20 + 0.1*C _b	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	20 + 0.1*C _b	-	300	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	100	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.





Figure 32 USIC IIC Stand and Fast Mode Timing

3.3.8.3 Inter-IC Sound (IIS) Interface Timing

The following parameters are applicable for a USIC channel operated in IIS mode. *Note: Operating Conditions apply.*

Table 52	USIC IIS Master	[·] Transmitter	Timing
----------	-----------------	--------------------------	--------

Parameter	Symbol		Values	5	Unit	Note /
		Min.	Тур.	Max.		Test Condition
Clock period	t ₁ CC	33.3	-	-	ns	
Clock high time	t ₂ CC	0.35 x	-	-	ns	
		t _{1min}				
Clock low time	t ₃ CC	0.35 x	-	-	ns	
		t _{1min}				
Hold time	t ₄ CC	0	-	-	ns	
Clock rise time	t ₅ CC	_	-	0.15 x	ns	
				t _{1min}		



3.3.9 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values			Unit	Note /
			Min.	Тур.	Max.		Test Condition
Rise time	t _R	CC	4	-	20	ns	C _L = 50 pF
Fall time	t _F	CC	4	-	20	ns	C _L = 50 pF
Rise/Fall time matching	$t_{\rm R}/t_{\rm F}$	CC	90	-	111.11	%	C _L = 50 pF
Crossover voltage	V _{CRS}	CC	1.3	-	2.0	V	C _L = 50 pF

 Table 54
 USB Timing Parameters (operating conditions apply)



Figure 35 USB Signal Timing



Package and Reliability

4.2 Package Outlines

The availability of different packages for different devices types is listed in **Table 1**, specific packages for different device markings are listed in **Table 2**.

The exposed die pad dimensions are listed in Table 55.

Table 56 Differences PG-LQFP-64-19 to PG-TQFP-64-19

Change	PG-LQFP-64-19	PG-TQFP-64-19
Thermal Resistance Junction Ambient ($R_{\Theta JA}$)	30 K/W	23.4 K/W
Package thickness	1.4 ^{±0.05} mm	1.0 ^{±0.05} mm
	1.6 mm MAX	1.2 mm MAX
Exposed Die Pad size	5.8 mm × 5.8 mm	5.7 mm × 5.7 mm



Package and Reliability



Figure 37 PG-TQFP-64-19 (Plastic Green Thin Profile Quad Flat Package)

Table 57 Differences PG-VQFN-48-53 to PG-VQFN-48-71

Change	PG-VQFN-48-53	PG-VQFN-48-71
Package corner	chamfered	right-angled
Lead width	0.23 ^{±0.05} mm	0.25 ^(+0.05, -0.07) mm
Lead height	0.4 ^{±0.07} mm	0.4 ^{±0.05} mm



XMC4100 / XMC4200 XMC4000 Family

Package and Reliability



Figure 38 PG-VQFN-48-53 (Plastic Green Very Thin Profile Flat Non Leaded Package)



Figure 39 PG-VQFN-48-71 (Plastic Green Very Thin Profile Flat Non Leaded Package)

All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": http://www.infineon.com/packages