

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product StatusDiscontinued at Digi-KeyCore SrocessorARM® Cortex®-M4Core Size32-Bit Single-CoreSpeed80MHzConnectivityCANbus, IPC, LINbus, SPI, UART/USART, USBPeripheralsDMA, IPS, LED, POR, PWM, WDTNumber of I/O21Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEROM Size00K x 8Voltage - Supply (Vcc/Vd)3.13V ~ 3.63VData ConvertersAID \$212b; D/A 2x12bOperating Temperature4.0°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case8.4VFQFN Exposed PadSupplier Device PackagePo-QoFN-R83CProchase UBLNbs://www.exfl.com/product-detail/infineon-technologies/xmc4104g48f128abxums1	Details	
Core Size32-Bit Single-CoreSpeed80MHzConnectivityCANbus, IPC, LINbus, SPI, UART/USART, USBPeripheralsDMA, I ² S, LED, POR, PWM, WDTNumber of I/O21Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadOne Device Package-Other Device Package-	Product Status	Discontinued at Digi-Key
Speed80MHzConnectivityCANbus, I²C, LINbus, SPI, UART/USART, USBPeripheralsDMA, I²S, LED, POR, PWM, WDTNumber of I/O21Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator Type-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Core Processor	ARM® Cortex®-M4
ConnectivityCANbus, I°C, LINbus, SPI, UART/USART, USBPeripheralsDMA, I°S, LED, POR, PWM, WDTNumber of I/O21Program Memory Size128KB (128K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K × 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator Type-uferandOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case88-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Core Size	32-Bit Single-Core
PeripheralsDMA, I²S, LED, POR, PWM, WDTNumber of I/O21Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Speed	80MHz
Number of I/O21Program Memory Size128KB (128K × 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K × 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting Type84-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Connectivity	CANbus, I ² C, LINbus, SPI, UART/USART, USB
Program Memory Size128KB (128K x 8)Program Memory TypeFLASHEEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Peripherals	DMA, I ² S, LED, POR, PWM, WDT
Program Memory TypeFLASHEEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case84-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Number of I/O	21
EEPROM Size-RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Program Memory Size	128KB (128K x 8)
RAM Size20K x 8Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Program Memory Type	FLASH
Voltage - Supply (Vcc/Vdd)3.13V ~ 3.63VData ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	EEPROM Size	-
Data ConvertersA/D 9x12b; D/A 2x12bOscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	RAM Size	20K x 8
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C (TA)Mounting TypeSurface MountPackage / Case48-VFQFN Exposed PadSupplier Device PackagePG-VQFN-48-53	Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Operating Temperature -40°C ~ 85°C (TA) Mounting Type Surface Mount Package / Case 48-VFQFN Exposed Pad Supplier Device Package PG-VQFN-48-53	Data Converters	A/D 9x12b; D/A 2x12b
Mounting Type Surface Mount Package / Case 48-VFQFN Exposed Pad Supplier Device Package PG-VQFN-48-53	Oscillator Type	Internal
Package / Case 48-VFQFN Exposed Pad Supplier Device Package PG-VQFN-48-53	Operating Temperature	-40°C ~ 85°C (TA)
Supplier Device Package PG-VQFN-48-53	Mounting Type	Surface Mount
	Package / Case	48-VFQFN Exposed Pad
Purchase URL https://www.e-xfl.com/product-detail/infineon-technologies/xmc4104q48f128abxuma1	Supplier Device Package	PG-VQFN-48-53
	Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4104q48f128abxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2015-10 Published by Infineon Technologies AG 81726 Munich, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



XMC4100 / XMC4200

Microcontroller Series for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4 32-bit processor core

Data Sheet V1.3 2015-10

Microcontrollers



Summary of Features

1 Summary of Features

The XMC4[12]00 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests

9

• Flexible CRC Engine (FCE) for multiple bit error detection

Data Sheet



General Device Information

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC4[12]00 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)



General Device Information

Function	LQFP-64 TQFP-64	VQFN-48	Pad Type	Notes
VSSO	41	-	Power	
VSS	Exp. Pad	Exp. Pad	Power	Exposed Die Pad The exposed die pad is connected internally to VSS. For proper operation, it is mandatory to connect the exposed pad directly to the common ground on the board. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.

Table 11 Package Pin Mapping (cont'd)



3.1.2 Absolute Maximum Ratings

Stresses above the values listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Parameter	Symb	ol		Va	lues	Unit	Note /
			Min.	Тур.	Max.		Test Con dition
Storage temperature	$T_{\rm ST}$	SR	-65	-	150	°C	-
Junction temperature	TJ	SR	-40	_	150	°C	-
Voltage at 3.3 V power supply pins with respect to $V_{\rm SS}$	V_{DDP}	SR	-	-	4.3	V	-
Voltage on any Class A and dedicated input pin with respect to $V_{\rm SS}$	V _{IN}	SR	-1.0	-	V _{DDP} + 1.0 or max. 4.3	V	whichever is lower
Voltage on any analog input pin with respect to V_{AGND}	V_{AIN} V_{AREF}	SR	-1.0	-	V _{DDP} + 1.0 or max. 4.3	V	whichever is lower
Input current on any pin during overload condition	I _{IN}	SR	-10	-	+10	mA	
Absolute maximum sum of all input circuit currents for one port group during overload condition ¹⁾	$\Sigma I_{\rm IN}$	SR	-25	-	+25	mA	
Absolute maximum sum of all input circuit currents during overload condition	$\Sigma I_{\rm IN}$	SR	-100	_	+100	mA	

Table 14 Absolute Maximum Rating Parameters

1) The port groups are defined in **Table 18**.



3.1.5 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation and reliability of the XMC4[12]00. All parameters specified in the following tables refer to these operating conditions, unless noted otherwise.

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Ambient Temperature	$T_{\rm A}$ SR	-40	-	85	°C	Temp. Range F
		-40	-	125	°C	Temp. Range K
Digital supply voltage	$V_{\rm DDP}{\rm SR}$	3.13 ¹⁾	3.3	3.63 ²⁾	V	
Core Supply Voltage	V_{DDC} CC	_1)	1.3	-	V	Generated internally
Digital ground voltage	$V_{\rm SS}$ SR	0	-	-	V	
ADC analog supply voltage	$V_{\rm DDA}{ m SR}$	3.0	3.3	3.6 ²⁾	V	
Analog ground voltage for V_{DDA}	$V_{\rm SSA}{ m SR}$	-0.1	0	0.1	V	
Battery Supply Voltage for Hibernate Domain ³⁾	$V_{\rm BAT}{ m SR}$	1.95 ⁴⁾	-	3.63	V	When V_{DDP} is supplied V_{BAT} has to be supplied as well.
System Frequency	$f_{\rm SYS}~{\rm SR}$	-	-	80	MHz	
Short circuit current of digital outputs	I _{SC} SR	-5	-	5	mA	
Absolute sum of short circuit currents per pin group ⁵⁾	$\Sigma I_{SC_{PG}}$ SR	-	-	20	mA	
Absolute sum of short circuit currents of the device	ΣI_{SC_D} SR	-	-	100	mA	

1) See also the Supply Monitoring thresholds, **Section 3.3.2**.

2) Voltage overshoot to 4.0 V is permissible at Power-Up and $\overrightarrow{\text{PORST}}$ low, provided the pulse duration is less than 100 μ s and the cumulated sum of the pulses does not exceed 1 h over lifetime.

3) Different limits apply for LPAC operation, Section 3.2.6

4) To start the hibernate domain it is required that V_{BAT} ≥ 2.1 V, for a reliable start of the oscillation of RTC_XTAL in crystal mode it is required that V_{BAT} ≥ 3.0 V.

36

5) The port groups are defined in **Table 18**.



Table 23 Standard Pads Class_A1+

Parameter	Symbol	Va	lues	Unit	Note /
		Min.	Max.		Test Condition
Output high voltage,	V _{OHA1+}	V _{DDP} - 0.4	-	V	$I_{OH} \ge$ -400 μ A
$POD^{1)} = weak$	CC	2.4	-	V	<i>I</i> _{OH} ≥ -500 μA
Output high voltage,		$V_{\rm DDP}$ - 0.4	-	V	$I_{\rm OH} \ge$ -1.4 mA
$POD^{1)} = medium$		2.4	-	V	<i>I</i> _{OH} ≥ -2 mA
Output high voltage,		V _{DDP} - 0.4	-	V	<i>I</i> _{OH} ≥ -1.4 mA
$POD^{1)} = strong$		2.4	-	V	$I_{\rm OH} \ge$ -2 mA
Output low voltage	V _{OLA1+} CC	-	0.4	V	$I_{OL} \le 500 \ \mu A;$ POD ¹⁾ = weak
		-	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD ¹⁾ = medium
		-	0.4	V	$I_{OL} \le 2 \text{ mA};$ POD ¹⁾ = strong
Fall time	t _{FA1+} CC	-	150	ns	$C_{L} = 20 \text{ pF};$ POD ¹⁾ = weak
		-	50	ns	$C_{\rm L}$ = 50 pF; POD ¹⁾ = medium
		_	28	ns	$C_{L} = 50 \text{ pF};$ POD ¹⁾ = strong; edge = slow
		_	16	ns	$C_{L} = 50 \text{ pF};$ POD ¹⁾ = strong; edge = soft;
Rise time	t _{RA1+} CC	-	150	ns	$C_{L} = 20 \text{ pF};$ POD ¹⁾ = weak
		-	50	ns	$C_{L} = 50 \text{ pF};$ POD ¹⁾ = medium
		-	28	ns	$C_{L} = 50 \text{ pF};$ POD ¹⁾ = strong; edge = slow
		-	16	ns	$C_{L} = 50 \text{ pF};$ POD ¹⁾ = strong; edge = soft

1) POD = Pin Out Driver



Parameter	Symbol		Value	S	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
Total capacitance of the alternate reference inputs ⁵⁾	C _{AREFTOT} CC	-	20	40	pF		
Total Unadjusted Error	TUE CC	-6	-	6	LSB	12-bit resolution;	
Differential Non-Linearity Error ⁸⁾	EA _{DNL} CC	-4.5	-	4.5	LSB	$V_{\text{DDA}} = 3.3 \text{ V};$ $V_{\text{AREF}} = V_{\text{DDA}}^{7)}$	
Gain Error ⁸⁾	EA _{GAIN} CC	-6	-	6	LSB		
Integral Non-Linearity ⁸⁾	EA _{INL} CC	-4.5	-	4.5	LSB		
Offset Error ⁸⁾	EA _{OFF} CC	-6	-	6	LSB		
Worst case ADC V_{DDA} power supply current per active converter	I _{DDAA} CC	-	1.5	2	mA	during conversion $V_{\text{DDP}} = 3.6 \text{ V},$ $T_{\text{J}} = 150 ^{\circ}\text{C}$	
Charge consumption on alternate reference per conversion ⁵⁾	$Q_{\rm CONV}$	-	30	-	рС	$0 V \le V_{AREF} \le V_{DDA}^{9}$	
ON resistance of the analog input path	R _{AIN} CC	-	600	1 200	Ohm		
ON resistance for the ADC test (pull down for AIN7)	R _{AIN7T} CC	180	550	900	Ohm		

Table 25 ADC Parameters (Operating Conditions apply)

1) A running conversion may become imprecise in case the normal conditions are violated (voltage overshoot).

 If the analog reference voltage is below V_{DDA}, then the ADC converter errors increase. If the reference voltage is reduced by the factor k (k<1), TUE, DNL, INL, Gain, and Offset errors increase also by the factor 1/k.

- 3) The leakage current definition is a continuous function, as shown in figure ADCx Analog Inputs Leakage. The numerical values defined determine the characteristic points of the given continuous linear approximation they do not define step function (see Figure 14).
- 4) The sampling capacity of the conversion C-network is pre-charged to V_{AREF}/2 before the sampling moment. Because of the parasitic elements, the voltage measured at AINx can deviate from V_{AREF}/2.
- 5) Applies to AINx, when used as alternate reference input.
- 6) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead, smaller capacitances are successively switched to the reference voltage.
- For 10-bit conversions, the errors are reduced to 1/4; for 8-bit conversions, the errors are reduced to 1/16. Never less than ±1 LSB.

43

8) The sum of DNL/INL/GAIN/OFF errors does not exceed the related total unadjusted error TUE.



Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
CSG Output Jitter	D _{CSG} CC	-	-	1	clk	
Bias startup time	t _{start} CC	-	-	98	us	
Bias supply current	I _{DDbias} CC	-	-	400	μA	
CSGy startup time	t _{CSGS} CC	-	-	2	μS	
Input operation current ¹⁾	I _{DDCIN} CC	-10	-	33	μA	See Figure 19
High Speed Mode				L		
DAC output voltage range	V _{DOUT} CC	V _{SS}	-	V_{DDP}	V	
DAC propagation delay - Full scale	t _{FShs} CC	-	-	80	ns	See Figure 20
Input Selector propagation delay - Full scale	t _{Dhs} CC	-	-	100	ns	See Figure 20
Comparator bandwidth	t _{Dhs} CC	20	-	-	ns	
DAC CLK frequency	$f_{\rm clk}$ SR	-	-	30	MHz	
Supply current	I _{DDhs} CC	-	-	940	μA	
Low Speed Mode				L		
DAC output voltage range	V _{DOUT} CC	$0.1 imes V_{ m DDP}^{2)}$	-	V_{DDP}	V	
DAC propagation delay - Full Scale	t _{FSIs} CC	-	-	160	ns	See Figure 20
Input Selector propagation delay - Full Scale	t _{DIs} CC	-	-	200	ns	See Figure 20
Comparator bandwidth	t _{Dls} CC	20	-	-	ns	
DAC CLK frequency	$f_{\rm clk}~{\rm SR}$	_	-	30	MHz	
Supply current	I _{DDIs} CC	-	-	300	μΑ	

1) Typical input resistance $R_{CIN} = 100$ kOhm.

2) The INL error increases for DAC output voltages below this limit.



3.2.9 Oscillator Pins

- Note: It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimal parameters for the oscillator operation. Please refer to the limits specified by the crystal or ceramic resonator supplier.
- Note: These parameters are not subject to production test, but verified by design and/or characterization.

The oscillator pins can be operated with an external crystal (see Figure 21) or in direct input mode (see Figure 22).




Figure 21 Oscillator in Crystal Mode







Figure 22 Oscillator in Direct Input Mode



3.3 AC Parameters

3.3.1 Testing Waveforms








Figure 24 Testing Waveform, Output Delay




Figure 25 Testing Waveform, Output High Impedance



- 2) Maximum threshold for reset deassertion.
- 3) The V_{DDP} monitoring has a typical hysteresis of V_{PORHYS} = 180 mV.




Figure 27 Power-Up Behavior

3.3.3 Power Sequencing

While starting up and shutting down as well as when switching power modes of the system it is important to limit the current load steps. A typical cause for such load steps is changing the CPU frequency $f_{\rm CPU}$. Load steps exceeding the below defined values may cause a power on reset triggered by the supply monitor.

Note: These parameters are not subject to production test, but verified by design and/or characterization.



3.3.4 Phase Locked Loop (PLL) Characteristics

Main and USB PLL

Table 43PLL Parameters

Parameter	Symbol		Values	S	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Accumulated Jitter	D _P CC	-	-	±5	ns	accumulated over 300 cycles f_{SYS} = 80 MHz
Duty Cycle ¹⁾	D _{DC} CC	46	50	54	%	Low pulse to total period, assuming an ideal input clock source
PLL base frequency	f _{pllbase} CC	30	-	140	MHz	
VCO input frequency	$f_{\sf REF}\sf CC$	4	-	16	MHz	
VCO frequency range	$f_{\rm VCO} {\rm CC}$	260	-	520	MHz	
PLL lock-in time	t _L CC	-	-	400	μS	

1) 50% for even K2 divider values, 50±(10/K2) for odd K2 divider values.



3.3.8.2 Inter-IC (IIC) Interface Timing

The following parameters are applicable for a USIC channel operated in IIC mode. *Note: Operating Conditions apply.*

Table 50	USIC IIC	Standard	Mode	Timing ¹⁾
----------	----------	----------	------	----------------------

Parameter	Symbol		Values	5	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Fall time of both SDA and SCL	t ₁ CC/SR	-	-	300	ns	
Rise time of both SDA and SCL	t ₂ CC/SR	-	-	1000	ns	
Data hold time	t ₃ CC/SR	0	-	-	μs	
Data set-up time	t ₄ CC/SR	250	-	-	ns	
LOW period of SCL clock	t ₅ CC/SR	4.7	-	-	μs	
HIGH period of SCL clock	t ₆ CC/SR	4.0	-	-	μs	
Hold time for (repeated) START condition	t ₇ CC/SR	4.0	-	-	μs	
Set-up time for repeated START condition	t ₈ CC/SR	4.7	-	-	μs	
Set-up time for STOP condition	t ₉ CC/SR	4.0	-	-	μs	
Bus free time between a STOP and START condition	t ₁₀ CC/SR	4.7	-	-	μs	
Capacitive load for each bus line	$C_{\rm b}{\rm SR}$	-	-	400	pF	

 Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.



3.3.9 USB Interface Characteristics

The Universal Serial Bus (USB) Interface is compliant to the USB Rev. 2.0 Specification. High-Speed Mode is not supported.

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Parameter	Symbol		Values			Unit	Note /	
			Min.	Тур.	Max.		Test Condition	
Rise time	t _R	CC	4	-	20	ns	C _L = 50 pF	
Fall time	t _F	CC	4	-	20	ns	C _L = 50 pF	
Rise/Fall time matching	$t_{\rm R}/t_{\rm F}$	CC	90	-	111.11	%	C _L = 50 pF	
Crossover voltage	V _{CRS}	CC	1.3	-	2.0	V	C _L = 50 pF	

 Table 54
 USB Timing Parameters (operating conditions apply)




Figure 35 USB Signal Timing



Package and Reliability

4.2 Package Outlines

The availability of different packages for different devices types is listed in **Table 1**, specific packages for different device markings are listed in **Table 2**.

The exposed die pad dimensions are listed in Table 55.

Table 56 Differences PG-LQFP-64-19 to PG-TQFP-64-19

Change	PG-LQFP-64-19	PG-TQFP-64-19
Thermal Resistance Junction Ambient ($R_{\Theta JA}$)	30 K/W	23.4 K/W
Package thickness	1.4 ^{±0.05} mm	1.0 ^{±0.05} mm
	1.6 mm MAX	1.2 mm MAX
Exposed Die Pad size	$5.8 \text{ mm} \times 5.8 \text{ mm}$	$5.7 \text{ mm} \times 5.7 \text{ mm}$



XMC4100 / XMC4200 XMC4000 Family

Package and Reliability




Figure 38 PG-VQFN-48-53 (Plastic Green Very Thin Profile Flat Non Leaded Package)




Figure 39 PG-VQFN-48-71 (Plastic Green Very Thin Profile Flat Non Leaded Package)

All dimensions in mm.

You can find complete information about Infineon packages, packing and marking in our Infineon Internet Page "Packages": http://www.infineon.com/packages

www.infineon.com

Published by Infineon Technologies AG