

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, I²C, LINbus, SPI, UART/USART, USB
Peripherals	DMA, I²S, LED, POR, PWM, WDT
Number of I/O	21
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3.13V ~ 3.63V
Data Converters	A/D 9x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	PG-VQFN-48-53
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xmc4104q48f64baxuma1

XMC4100 / XMC4200

Microcontroller Series
for Industrial Applications

XMC4000 Family

ARM® Cortex®-M4
32-bit processor core

Data Sheet

V1.3 2015-10

Microcontrollers

XMC4[12]00 Data Sheet

Revision History: V1.3 2015-10

Previous Versions:

V1.2 2014-06

V1.1 2014-03

V1.0 2013-10

V0.6 2012-11

Page	Subjects
12	Added a section listing the packages of the different markings.
14	Added BA marking variant.
14	Corrected SCU_IDCHIP value of XMC4100 EES-AA/ES-AA.
36	Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL.
37	Changed pull device definition to System Requirement (SR) to reflect that the specified currents are defined by the characteristics of the external load driver.
37	Added information that PORST Pull-up is identical to the pull-up on standard I/O pins.
42	Updated C_{AINSW} , C_{AINTOT} and R_{AIN} parameters with improved values.
56	Added footnote on test configuration for LPAC measurement.
58	Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP)
62	Relaxed RTC_XTAL V_{PPX} parameter value and changed it to a system requirement.
66	Added footnote on current consumption by enabling of f_{CCU} .
67	Added Flash endurance parameter for 64 Kbytes Physical Sector PS4 N_{EPS4} for devices with BA marking.
many	Added PG-TQFP-64-19 and PG-VQFN-48-71 package information.
89, 91	Added tables describing the differences between PG-LQFP-64-19 to PG-TQFP-64-19 as well as PG-VQFN-48-53 to PG-VQFN-48-71 packages.
93	Updated to JEDEC standard J-STD-020D for the moisture sensitivity level and added solder temperature parameter according to the same standard.


General Device Information


Figure 5 XMC4[12]00 PG-VQFN-48 Pin Configuration (top view)

2.2.2.1 Port I/O Function Table

Table 13 Port I/O Functions

Function	Output					Input							
	ALT1	ALT2	ALT3	ALT4	HWO0	HWI0	Input	Input	Input	Input	Input	Input	Input
P0.0		CAN_N0_TxD	CCU80_OUT21	LEDT50_COL2			U1C1_DX0D	ERU0_0B0	USB_VBUSDETECT_A		HRPWM0_C1INB		
P0.1		U1C1_DOUT0	CCU80_OUT11	LEDT50_COL3				ERU0_0A0			HRPWM0_C2INB		
P0.2		U1C1_SEL01	CCU80_OUT01	HRPWM0_HROUT01	U1C0_DOUT3	U1C0_HWIN3		ERU0_3B3					
P0.3			CCU80_OUT20	HRPWM0_HROUT20	U1C0_DOUT2	U1C0_HWIN2			ERU1_3B0				
P0.4			CCU80_OUT10	HRPWM0_HROUT21	U1C0_DOUT1	U1C0_HWIN1		U1C0_DX0A	ERU0_2B3				
P0.5		U1C0_DOUT0	CCU80_OUT00	HRPWM0_HROUT00	U1C0_DOUT0	U1C0_HWIN0		U1C0_DX0B	ERU1_3A0				
P0.6		U1C0_SEL00	CCU80_OUT30	HRPWM0_HROUT30				U1C0_DX2A	ERU0_3B2		CCU80_IN2B		
P0.7	WWDT_SERVICE_OUT	U0C0_SEL00		HRPWM0_HROUT11		DB_TDI	U0C0_DX2B	ERU0_2B1		CCU80_IN0A	CCU80_IN1A	CCU80_IN2A	CCU80_IN3A
P0.8	SCU_EXTCLK	U0C0_SCLKOUT		HRPWM0_HROUT10		DB_TRST	U0C0_DX1B	ERU0_2A1		CCU80_IN1B			
P0.9	HRPWM0_HROUT31	U1C1_SEL00	CCU80_OUT12	LEDT50_COL0			U1C1_DX2A	ERU0_1B0					
P0.10		U1C1_SCLKOUT	CCU80_OUT02	LEDT50_COL1			U1C1_DX1A	ERU0_1A0					
P0.11		U1C0_SCLKOUT	CCU80_OUT31				U1C0_DX1A	ERU0_3A2					
P1.0		U0C0_SEL00	CCU40_OUT3	ERU1_PDDOUT3			U0C0_DX2A	ERU0_3B0		CCU40_IN3A	HRPWM0_C0INA		
P1.1		U0C0_SCLKOUT	CCU40_OUT2	ERU1_PDDOUT2			U0C0_DX1A	POSIF0_IN2A	ERU0_3A0	CCU40_IN2A	HRPWM0_C1INA		
P1.2			CCU40_OUT1	ERU1_PDDOUT1	U0C0_DOUT3	U0C0_HWIN3		POSIF0_IN1A	ERU1_2B0	CCU40_IN1A	HRPWM0_C2INA		
P1.3		U0C0_MCLKOUT	CCU40_OUT0	ERU1_PDDOUT0	U0C0_DOUT2	U0C0_HWIN2		POSIF0_IN0A	ERU1_2A0	CCU40_IN0A	HRPWM0_C0INB		
P1.4	WWDT_SERVICE_OUT	CAN_N1_TxD	CCU80_OUT33		U0C0_DOUT1	U0C0_HWIN1	U0C0_DX0B	CAN_N1_RXDD	ERU0_2B0	CCU41_IN0C	HRPWM0_BL0A		
P1.5		U0C0_DOUT0	CCU80_OUT23		U0C0_DOUT0	U0C0_HWIN0	U0C0_DX0A	CAN_N0_RXDA	ERU0_2A0	ERU1_0A0	CCU41_IN1C		
P1.7		U0C0_DOUT0		U1C1_SEL02						USB_VBUSDETECT_B			

2.3 Power Connection Scheme

Figure 7. shows a reference power connection scheme for the XMC4[12]00.




Figure 7 Power Connection Scheme

Every power supply pin needs to be connected. Different pins of the same supply need also to be externally connected. As example, all V_{DDP} pins must be connected externally to one V_{DDP} net. In this reference scheme one 100 nF capacitor is connected at each supply pin against V_{SS} . An additional 10 μ F capacitor is connected to the V_{DDP} nets and an additional 4.7 μ F capacitor to the V_{DDC} nets.

Electrical Parameters

3.1.4 Pad Driver and Pad Classes Summary

This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in the [Section 3.2.1](#).

Table 19 Pad Driver and Pad Classes Overview

Class	Power Supply	Type	Sub-Class	Speed Grade	Load	Termination
A	3.3 V	LVTTL I/O, LVTTL outputs	A1 (e.g. GPIO)	6 MHz	100 pF	No
			A1+ (e.g. serial I/Os)	25 MHz	50 pF	Series termination recommended




Figure 10 Output Slopes with different Pad Driver Modes

[Figure 10](#) is a qualitative display of the resulting output slope performance with different output driver modes. The detailed input and output characteristics are listed in [Section 3.2.1](#).

Electrical Parameters
Table 23 Standard Pads Class_A1+

Parameter	Symbol	Values		Unit	Note / Test Condition
		Min.	Max.		
Output high voltage, POD ¹⁾ = weak	V_{OHA1+} CC	$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -400 \mu A$
		2.4	—	V	$I_{OH} \geq -500 \mu A$
		$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
Output high voltage, POD ¹⁾ = medium	V_{OLA1+} CC	$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
		$V_{DDP} - 0.4$	—	V	$I_{OH} \geq -1.4 \text{ mA}$
		2.4	—	V	$I_{OH} \geq -2 \text{ mA}$
Output low voltage	V_{OLA1+} CC	—	0.4	V	$I_{OL} \leq 500 \mu A$; POD ¹⁾ = weak
		—	0.4	V	$I_{OL} \leq 2 \text{ mA}$; POD ¹⁾ = medium
		—	0.4	V	$I_{OL} \leq 2 \text{ mA}$; POD ¹⁾ = strong
Fall time	t_{FA1+} CC	—	150	ns	$C_L = 20 \text{ pF}$; POD ¹⁾ = weak
		—	50	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = medium
		—	28	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = strong; edge = slow
		—	16	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = strong; edge = soft;
Rise time	t_{RA1+} CC	—	150	ns	$C_L = 20 \text{ pF}$; POD ¹⁾ = weak
		—	50	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = medium
		—	28	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = strong; edge = slow
		—	16	ns	$C_L = 50 \text{ pF}$; POD ¹⁾ = strong; edge = soft

1) POD = Pin Out Driver

Electrical Parameters

- 9) The resulting current for a conversion can be calculated with $I_{AREF} = Q_{CONV} / t_c$.
 The fastest 12-bit post-calibrated conversion of $t_c = 566$ ns results in a typical average current of $I_{AREF} = 53$ μ A.




Figure 12 VADC Reference Voltage Range

Electrical Parameters
Table 27 DAC Parameters (Operating Conditions apply) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Offset error	ED_{OFF} CC		± 20		mV	
Gain error	ED_{G_IN} CC	-5	0	5	%	
Startup time	$t_{STARTUP}$ CC	-	15	30	μs	time from output enabling till code valid ± 16 LSB
3dB Bandwidth of Output Buffer	f_{C1} CC	2.5	5	-	MHz	verified by design
Output sourcing current	I_{OUT_SOURCE} CC	-	-30	-	mA	
Output sinking current	I_{OUT_SINK} CC	-	0.6	-	mA	
Output resistance	R_{OUT} CC	-	50	-	Ohm	
Load resistance	R_L SR	5	-	-	kOhm	
Load capacitance	C_L SR	-	-	50	pF	
Signal-to-Noise Ratio	SNR CC	-	70	-	dB	examination bandwidth < 25 kHz
Total Harmonic Distortion	THD CC	-	70	-	dB	examination bandwidth < 25 kHz
Power Supply Rejection Ratio	PSRR CC	-	56	-	dB	to V_{DDA} verified by design

1) According to best straight line method.

Conversion Calculation

Unsigned:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN})$$

Signed:

$$\text{DACxDATA} = 4095 \times (V_{OUT} - V_{OUT_MIN}) / (V_{OUT_MAX} - V_{OUT_MIN}) - 2048$$


Electrical Parameters


Figure 16 GxORCOUTy Trigger Generation




Figure 17 ORC Detection Ranges

Electrical Parameters




Figure 18 CSG DAC INL and DNL example




Figure 19 Input operation current

Electrical Parameters
Table 37 RTC_XTAL Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input frequency	f_{osc} SR	–	32.768	–	kHz	
Oscillator start-up time ¹⁾²⁾³⁾	t_{oscS} CC	–	–	5	s	
Input voltage at RTC_XTAL1	V_{IX} SR	-0.3	–	$V_{\text{BAT}} + 0.3$	V	
Input amplitude (peak-to-peak) at RTC_XTAL1 ²⁾⁴⁾	V_{PPX} SR	0.4	–	–	V	
Input high voltage at RTC_XTAL1 ⁵⁾	V_{IHBX} SR	$0.6 \times V_{\text{BAT}}$	–	$V_{\text{BAT}} + 0.3$	V	
Input low voltage at RTC_XTAL1 ⁵⁾	V_{ILBX} SR	-0.3	–	$0.36 \times V_{\text{BAT}}$	V	
Input Hysteresis for RTC_XTAL1 ⁵⁾⁶⁾	V_{HYSX} CC	$0.1 \times V_{\text{BAT}}$	–	V	$3.0 \text{ V} \leq V_{\text{BAT}} < 3.6 \text{ V}$	
		$0.03 \times V_{\text{BAT}}$	–	V	$V_{\text{BAT}} < 3.0 \text{ V}$	
Input leakage current at RTC_XTAL1	I_{ILX1} CC	-100	–	100	nA	Oscillator power down $0 \text{ V} \leq V_{\text{IX}} \leq V_{\text{BAT}}$

- 1) t_{oscS} is defined from the moment the oscillator is enabled by the user with SCU_OSCULCTRL.MODE until the oscillations reach an amplitude at RTC_XTAL1 of 400 mV.
- 2) The external oscillator circuitry must be optimized by the customer and checked for negative resistance and amplitude as recommended and specified by crystal suppliers.
- 3) For a reliable start of the oscillation in crystal mode it is required that $V_{\text{BAT}} \geq 3.0 \text{ V}$. A running oscillation is maintained across the full V_{BAT} voltage range.
- 4) If the shaper unit is enabled and not bypassed.
- 5) If the shaper unit is bypassed, dedicated DC-thresholds have to be met.
- 6) Hysteresis is implemented to avoid metastable states and switching due to internal ground bounce. It can not be guaranteed that it suppresses switching due to external system noise.

Electrical Parameters

3.2.10 Power Supply Current

The total power supply current defined below consists of a leakage and a switching component.

Application relevant values are typically lower than those given in the following tables, and depend on the customer's system operating conditions (e.g. thermal connection or used application configurations).

Note: These parameters are not subject to production test, but verified by design and/or characterization.

If not stated otherwise, the operating conditions for the parameters in the following table are:

$V_{DDP} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

Table 38 Power Supply Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Active supply current ¹⁾ Peripherals enabled Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	I_{DDPA} CC	–	80	–	mA	80 / 80 / 80
		–	75	–		80 / 40 / 40
		–	73	–		40 / 40 / 80
		–	59	–		24 / 24 / 24
		–	50	–		1 / 1 / 1
		–	24	–		80 / 80 / 80
Active supply current Code execution from RAM Flash in Sleep mode Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	I_{DDPA} CC	–	19	–	mA	80 / 40 / 40
		–	63	–		80 / 80 / 80
		–	62	–		80 / 40 / 40
		–	60	–		40 / 40 / 80
		–	54	–		24 / 24 / 24
		–	50	–		1 / 1 / 1
Active supply current ²⁾ Peripherals disabled Frequency: f_{CPU}/f_{PERIPH} in MHz	I_{DDPA} CC	–	63	–	mA	80 / 80 / 80
		–	62	–		80 / 40 / 40
		–	60	–		40 / 40 / 80
		–	54	–		24 / 24 / 24
		–	50	–		1 / 1 / 1

Electrical Parameters
Table 38 Power Supply Parameters

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Sleep supply current ³⁾ Peripherals enabled Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	I_{DDPS} CC	—	76	—	mA	80 / 80 / 80
		—	73	—		80 / 40 / 40
		—	70	—		40 / 40 / 80
		—	56	—		24 / 24 / 24
		—	47	—		1 / 1 / 1
		—	46	—		100 / 100 / 100
$f_{CPU}/f_{PERIPH}/f_{CCU}$ in kHz	I_{DDPS} CC	—	59	—	mA	80 / 80 / 80
		—	58	—		80 / 40 / 40
		—	57	—		40 / 40 / 80
		—	51	—		24 / 24 / 24
		—	46	—		1 / 1 / 1
		—	46	—		100 / 100 / 100
Deep Sleep supply current ⁵⁾ Flash in Sleep mode Frequency: $f_{CPU}/f_{PERIPH}/f_{CCU}$ in MHz	I_{DDPD} CC	—	6.9	—	mA	24 / 24 / 24
		—	4.3	—		4 / 4 / 4
		—	3.8	—		1 / 1 / 1
		—	4.5	—		100 / 100 / 100
		—	—	—		⁶⁾
Hibernate supply current RTC on ⁷⁾	I_{DDPH} CC	—	10.8	—	μA	$V_{BAT} = 3.3 \text{ V}$
		—	8.0	—		$V_{BAT} = 2.4 \text{ V}$
		—	6.8	—		$V_{BAT} = 2.0 \text{ V}$
Hibernate supply current RTC off ⁸⁾	I_{DDPH} CC	—	10.3	—	μA	$V_{BAT} = 3.3 \text{ V}$
		—	7.5	—		$V_{BAT} = 2.4 \text{ V}$
		—	6.3	—		$V_{BAT} = 2.0 \text{ V}$
Worst case active supply current ⁹⁾	I_{DDPA} CC	—	—	140 ¹⁰⁾	mA	$V_{DDP} = 3.6 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$
V_{DDA} power supply current	I_{DDA} CC	—	—	— ¹¹⁾	mA	
I_{DDP} current at PORST Low	I_{DDP_PORST} CC	—	—	24	mA	$V_{DDP} = 3.6 \text{ V}$, $T_J = 150 \text{ }^\circ\text{C}$

Electrical Parameters

3.3.2 Power-Up and Supply Monitoring

PORST is always asserted when V_{DDP} and/or V_{DDC} violate the respective thresholds.

Note: These parameters are not subject to production test, but verified by design and/or characterization.





Figure 26 **PORST** Circuit


Table 41 **Supply Monitoring Parameters**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Digital supply voltage reset threshold	$V_{POR\ CC}$	2.79 ¹⁾	–	3.05 ²⁾	V	³⁾
Core supply voltage reset threshold	$V_{PV\ CC}$	–	–	1.17	V	
V_{DDP} voltage to ensure defined pad states	$V_{DDPPA\ CC}$	–	1.0	–	V	
PORST rise time	$t_{PR\ SR}$	–	–	2	μs	
Startup time from power-on reset with code execution from Flash	$t_{SSW\ CC}$	–	2.5	3.5	ms	Time to the first user code instruction
V_{DDC} ramp up time	$t_{VCR\ CC}$	–	550	–	μs	Ramp up after power-on or after a reset triggered by a violation of V_{POR} or V_{PV}

1) Minimum threshold for reset assertion.

Electrical Parameters


JTAG_TCK.vsd

Figure 28 Test Clock Timing (TCK)


JTAG_IO.vsd

Figure 29 JTAG Timing

3.3.8 Peripheral Timing

Note: These parameters are not subject to production test, but verified by design and/or characterization.

Note: Operating conditions apply.

3.3.8.1 Synchronous Serial Interface (USIC SSC) Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: Operating Conditions apply.

Table 48 USIC SSC Master Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
SCLKOUT master clock period	t_{CLK} CC	40	—	—	ns	
Slave select output SEL0 active to first SCLKOUT transmit edge	t_1 CC	$t_{\text{SYS}} - 6.5^1)$	—	—	ns	
Slave select output SEL0 inactive after last SCLKOUT receive edge	t_2 CC	$t_{\text{SYS}} - 8.5^1)$	—	—	ns	
Data output DOUT[3:0] valid time	t_3 CC	-6	—	8	ns	
Receive data input DX0/DX[5:3] setup time to SCLKOUT receive edge	t_4 SR	23	—	—	ns	
Data input DX0/DX[5:3] hold time from SCLKOUT receive edge	t_5 SR	1	—	—	ns	

1) $t_{\text{SYS}} = 1 / f_{\text{PB}}$

Electrical Parameters
Table 49 USIC SSC Slave Mode Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
DX1 slave clock period	t_{CLK} SR	66.6	—	—	ns	
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	t_{10} SR	3	—	—	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	t_{11} SR	4	—	—	ns	
Receive data input DX0/DX[5:3] setup time to shift clock receive edge ¹⁾	t_{12} SR	6	—	—	ns	
Data input DX0/DX[5:3] hold time from clock input DX1 receive edge ¹⁾	t_{13} SR	4	—	—	ns	
Data output DOUT[3:0] valid time	t_{14} CC	0	—	24	ns	

1) These input timing are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).


Electrical Parameters

Table 51 USIC IIC Fast Mode Timing¹⁾


Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Fall time of both SDA and SCL	t_1 CC/SR	20 + 0.1*C _b ²⁾	-	300	ns	
Rise time of both SDA and SCL	t_2 CC/SR	20 + 0.1*C _b ²⁾	-	300	ns	
Data hold time	t_3 CC/SR	0	-	-	μs	
Data set-up time	t_4 CC/SR	100	-	-	ns	
LOW period of SCL clock	t_5 CC/SR	1.3	-	-	μs	
HIGH period of SCL clock	t_6 CC/SR	0.6	-	-	μs	
Hold time for (repeated) START condition	t_7 CC/SR	0.6	-	-	μs	
Set-up time for repeated START condition	t_8 CC/SR	0.6	-	-	μs	
Set-up time for STOP condition	t_9 CC/SR	0.6	-	-	μs	
Bus free time between a STOP and START condition	t_{10} CC/SR	1.3	-	-	μs	
Capacitive load for each bus line	C_b SR	-	-	400	pF	

1) Due to the wired-AND configuration of an IIC bus system, the port drivers of the SCL and SDA signal lines need to operate in open-drain mode. The high level on these lines must be held by an external pull-up device, approximately 10 kOhm for operation at 100 kbit/s, approximately 2 kOhm for operation at 400 kbit/s.

2) C_b refers to the total capacitance of one bus line in pF.

Electrical Parameters

Figure 33 USIC IIS Master Transmitter Timing
Table 53 USIC IIS Slave Receiver Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock period	t_6 SR	66.6	—	—	ns	
Clock high time	t_7 SR	0.35 x $t_{6\min}$	—	—	ns	
Clock low time	t_8 SR	0.35 x $t_{6\min}$	—	—	ns	
Set-up time	t_9 SR	0.2 x $t_{6\min}$	—	—	ns	
Hold time	t_{10} SR	0	—	—	ns	


Figure 34 USIC IIS Slave Receiver Timing