NXP USA Inc. - MPC8358CZQAGDGA Datasheet





Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Communications; QUICC Engine
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (1)
SATA	-
USB	USB 1.x (1)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	668-BBGA Exposed Pad
Supplier Device Package	668-PBGA-PGE (29x29)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8358czqagdga

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 5 shows the estimated typical I/O power dissipation for the device.

Interface	Parameter	GV _{DD} (1.8 V)	GV _{DD} (2.5 V)	OV _{DD} (3.3 V)	LV _{DD} (3.3 V)	LV _{DD} (2.5 V)	Unit	Comments
DDR I/O	200 MHz, 1x32 bits	0.3	0.46	—		—	W	_
65% utilization 2.5 V	200 MHz, 1x64 bits	0.4	0.58	—		—	W	
R _s = 20 Ω R _t = 50 Ω	200 MHz, 2x32 bits	0.6	0.92	—		—	W	—
2 pairs of clocks	266 MHz, 1x32 bits	0.35	0.56	—		—	W	_
	266 MHz, 1x64 bits	0.46	0.7	—		—	W	_
	266 MHz, 2x32 bits	0.7	1.11	—		—	W	_
Local Bus I/O	133 MHz, 32 bits	—	—	0.22		—	W	_
Load = 25 pf 3 pairs of clocks	83 MHz, 32 bits	—	—	0.14	_	—	W	_
	66 MHz, 32 bits	—	—	0.12	_	—	W	_
	50 MHz, 32 bits	—	—	0.09	_	—	W	_
PCI I/O	33 MHz, 32 bits	—	—	0.05	_	—	W	_
Load = 30 pF	66 MHz, 32 bits	—	—	0.07	_	—	W	_
10/100/1000	MII or RMII	—	—	—	0.01	—	W	Multiply by
Ethernet I/O Load = 20 pF	GMII or TBI	—	—	—	0.04	—	W	number of interfaces used.
	RGMII or RTBI	—	—	—	—	0.04	W	
Other I/O	_	—	—	0.1	—	—	W	_

Table 5. Estimated Typical I/O Power Dissipation

4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the MPC8358E.

NOTE

The rise/fall time on QUICC Engine block input pins should not exceed 5 ns. This should be enforced especially on clock signals. Rise time refers to signal transitions from 10% to 90% of V_{DD} ; fall time refers to transitions from 90% to 10% of V_{DD} .



DDR and DDR2 SDRAM

Table 16 provides the DDR capacitance when $GV_{DD}(typ) = 2.5 V$.

Table 16. DDR SDRAM Capacitance for GV_{DD}(typ) = 2.5 V

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input/output capacitance: DQ, DQS	C _{IO}	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C _{DIO}	—	0.5	pF	1

Note:

1. This parameter is sampled. $GV_{DD} = 2.5 V \pm 0.125 V$, f = 1 MHz, T_A = 25°C, V_{OUT} = $GV_{DD}/2$, V_{OUT} (peak-to-peak) = 0.2 V.

6.2 DDR and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR and DDR2 SDRAM interface.

6.2.1 DDR and DDR2 SDRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR2 SDRAM interface when $GV_{DD}(typ) = 1.8 \text{ V}.$

Table 17. DDR2 SDRAM Input AC Timing Specifications for GV_{DD}(typ) = 1.8 V

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	_	MV _{REF} – 0.25	V	—
AC input high voltage	V _{IH}	MV _{REF} + 0.25	_	V	—

Table 18 provides the input AC timing specifications for the DDR SDRAM interface when $GV_{DD}(typ) = 2.5 \text{ V}.$

Table 18. DDR SDRAM Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 2.5 V ± 5%.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V _{IL}	_	MV _{REF} – 0.31	V	—
AC input high voltage	V _{IH}	MV _{REF} + 0.31		V	—

Note:

1. Maximum possible skew between a data strobe (MDQS[n]) and any corresponding bit of data (MDQ[8n + $\{0...7\}$] if $0 \le n \le 7$) or ECC (MECC[$\{0...7\}$] if n = 8).



DDR and DDR2 SDRAM

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Source Synchronous Mode (continued)

At recommended operating conditions with GV_{DD} of (1.8 V or 2.5 V) ± 5%.

Parameter ⁸	Symbol ¹	Min	Мах	Unit	Notes
ADDR/CMD output setup with respect to MCK 266 MHz 200 MHz	t _{DDKHAS}	2.8 3.5	_	ns	4
ADDR/CMD output hold with respect to MCK 266 MHz—DDR1 266 MHz—DDR2 200 MHz	t _{ddkhax}	2.6 2.8 3.5	_	ns	4
MCS(n) output setup with respect to MCK 266 MHz 200 MHz	t _{DDKHCS}	2.8 3.5	—	ns	4
MCS(n) output hold with respect to MCK 266 MHz 200 MHz	^t DDKHCX	2.7 3.5	—	ns	4
MCK to MDQS	t _{DDKHMH}	-0.75	0.6	ns	5
MDQ/MECC/MDM output setup with respect to MDQS 266 MHz 200 MHz	t _{DDKHDS} , t _{DDKLDS}	1.0 1.2	—	ns	6
MDQ/MECC/MDM output hold with respect to MDQS 266 MHz 200 MHz	t _{DDKHDX} , t _{DDKLDX}	1.0 1.2	—	ns	6
MDQS preamble start	t _{DDKHMP}	$-0.5\times t_{MCK}-0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	7



7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8358E.

7.1 DUART DC Electrical Characteristics

Table 22 provides the DC electrical characteristics for the DUART interface of the device.

Table 22. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit	Notes
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V	_
Low-level input voltage OV _{DD}	V _{IL}	-0.3	0.8	V	—
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	OV _{DD} - 0.4	_	V	—
Low-level output voltage, $I_{OL} = 100 \ \mu A$	V _{OL}	—	0.2	V	—
Input current (0 V \leq V _{IN} \leq OV _{DD})	I _{IN}	_	±10	μA	1

Note:

1. Note that the symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1 and Table 2.

7.2 DUART AC Electrical Specifications

Table 23 provides the AC timing parameters for the DUART interface of the device.

Table 23. DUART AC Timing Specifications

Parameter	Value	Unit	Notes
Minimum baud rate	256	baud	_
Maximum baud rate	>1,000,000	baud	1
Oversample rate	16	_	2

Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the eighth sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each sixteenth sample.

8 UCC Ethernet Controller: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speed, 10/100/1000, and MII management.



Table 37. IEEE 1588 Timer AC Specifications (continued)

Parameter	Symbol	Min	Мах	Unit	Notes
Timer alarm to output valid	t _{TMRAL}				2

Notes:

1. The timer can operate on rtc_clock or tmr_clock. These clocks get muxed and any one of them can be selected. The minimum and maximum requirement for both rtc_clock and tmr_clock are the same.

2. These are asynchronous signals.

3. Inputs need to be stable at least one TMR clock.

9 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8358E.

9.1 Local Bus DC Electrical Characteristics

Table 38 provides the DC electrical characteristics for the local bus interface.

Table 38. Local Bus DC Electrical Characteristics

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V _{IH}	2	OV _{DD} + 0.3	V
Low-level input voltage	V _{IL}	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \ \mu A$	V _{OH}	OV _{DD} - 0.4	_	V
Low-level output voltage, I _{OL} = 100 μA	V _{OL}	—	0.2	V
Input current	I _{IN}	—	±10	μA

9.2 Local Bus AC Electrical Specifications

Table 39 describes the general timing parameters of the local bus interface of the device.


Table 39. Local Bus General Timing Parameters—DLL Enabled

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t _{LBK}	7.5	—	ns	2
Input setup to local bus clock (except LUPWAIT)	t _{LBIVKH1}	1.7	—	ns	3, 4
LUPWAIT input setup to local bus clock	t _{LBIVKH2}	1.9	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t _{LBIXKH1}	1.0	—	ns	3, 4
LUPWAIT input hold from local bus clock	t _{LBIXKH2}	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT1}	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT2}	3.0	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t _{LBOTOT3}	2.5	—	ns	7



Local Bus

Figure 22 through Figure 27 show the local bus signals.






Figure 23. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)

Parameter	Symbol ¹	Min	Мах	Unit	Notes
Clock to output valid	t _{PCKHOV}	—	11	ns	2
Output hold from clock	t _{PCKHOX}	2	—	ns	2
Clock to output high impedance	t _{PCKHOZ}	—	14	ns	2, 3
Input setup to clock	t _{PCIVKH}	7.0	—	ns	2, 4
Input hold from clock	t _{PCIXKH}	0.3		ns	2, 4

Table 47. PCI AC Timing Specifications at 33 MHz

Notes:

The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{PCIVKH} symbolizes PCI timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the PCI_SYNC_IN clock, t_{SYS}, reference (K) going to the high (H) state or setup time. Also, t_{PCRHFV} symbolizes PCI timing (PC) with respect to the time hard reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

4. Input timings are measured at the pin.

Figure 35 provides the AC test load for PCI.




Figure 35. PCI AC Test Load

Figure 36 shows the PCI input AC timing conditions.





Figure 36. PCI Input AC Timing Measurement Conditions





Figure 39 provides the AC test load for the GPIO.



15 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins of the MPC8358E.

15.1 IPIC DC Electrical Characteristics

Table 52 provides the DC electrical characteristics for the external interrupt pins of the IPIC.

Characteristic	Symbol	Condition	Min	Мах	Unit
Input high voltage	V _{IH}	—	2.0	OV _{DD} + 0.3	V
Input low voltage	V _{IL}	—	-0.3	0.8	V
Input current	I _{IN}	—	—	±10	μA
Output low voltage	V _{OL}	I _{OL} = 6.0 mA	—	0.5	V
Output low voltage	V _{OL}	I _{OL} = 3.2 mA	—	0.4	V

Table 52. IPIC DC Electrical Characteristics

Notes:

1. This table applies for pins IRQ[0:7], IRQ_OUT, MCP_OUT, and CE ports Interrupts.

2. IRQ_OUT and MCP_OUT are open drain pins, thus V_{OH} is not relevant for those pins.

15.2 IPIC AC Timing Specifications

Table 53 provides the IPIC input and output AC timing specifications.

Table 53. IPIC Input AC Timing Specifications¹

Characteristic	Symbol ²	Min	Unit
IPIC inputs-minimum pulse width	t _{PIWID}	20	ns

Notes:

1. Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by any
external synchronous logic. IPIC inputs are required to be valid for at least t_{PIWID} ns to ensure proper operation when working
in edge triggered mode.

16 SPI

This section describes the DC and AC electrical specifications for the SPI of the MPC8358E.



Package and Pin Listings

21.2 Mechanical Dimensions of the PBGA Package

Figure 52 depicts the mechanical dimensions and bottom surface nomenclature of the 668-PBGA package.




Figure 52. Mechanical Dimensions and Bottom Surface Nomenclature of the PBGA Package

Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.



Package and Pin Listings

Signal	Package Pin Number	Pin Type	Power	Notes
			Supply	
LGPL2/ LSDRAS/	AH19	0	OV _{DD}	_
LOE				
LGPL3/	AE18	I/O	OV _{DD}	_
LSDCAS/ cfg_reset_source2				
LGPL4/	AG19	I/O	OV _{DD}	<u> </u>
LGTA/	halo	1,0	0,00	
LUPWAIT/				
LPBSE LGPL5/			01/	
cfg_clkin_div	AF19	I/O	OV _{DD}	_
	AD8	0	OV _{DD}	
LCLK[0]	AC9	0	OV _{DD}	_
LCLK[1]/	AG6	0	OV _{DD}	
LCS[6]				
LCLK[2]/ LCS[7]	AE7	0	OV _{DD}	—
LSYNC_OUT	AG4	0	OV _{DD}	
LSYNC_IN	AC8		OV _{DD}	
	Programmable Interrupt Controller		0.00	
MCP_OUT	AG3	0	OV _{DD}	2
IRQ0/ MCP_IN	AH4		OV _{DD}	_
IRQ[1:2]	AG5, AH5	I/O	OV _{DD}	—
IRQ[3]/ CORE_SRESET	AD7	I/O	OV _{DD}	-
IRQ[4:5]	AC7, AD6	I/O	OV _{DD}	_
IRQ[6:7]	AC6, AC10	I/O	OV _{DD}	—
	DUART	·		
UART1_SOUT	AE3	0	OV _{DD}	_
UART1_SIN	AE4	I/O	OV _{DD}	—
UART1_CTS	AG2	I/O	OV _{DD}	_
UART1_RTS	AA6	0	OV _{DD}	_
	I ² C Interface	1		
IIC1_SDA	AB6	I/O	OV _{DD}	2
IIC1_SCL	AD5	I/O	OV _{DD}	2
IIC2_SDA	AF3	I/O	OV _{DD}	2
IIC2_SCL	AH2	I/O	OV _{DD}	2
	QUICC Engine	·		•
CE_PA[0]	F6	I/O	LV _{DD} 0	_
				1

NP

The system VCO frequency is derived from the following equations:

- $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$
- System VCO Frequency = csb_clk × VCO divider (if both RCWL[DDRCM] and RCWL[LBCM] are cleared) OR
- System VCO frequency = 2 × *csb_clk* × VCO divider (if either RCWL[DDRCM] or RCWL[LBCM] are set).

As described in Section 22, "Clocking," the LBCM, DDRCM, and SPMF parameters in the reset configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (*csb_clk*). Table 70 shows the expected frequency values for the CSB frequency for select *csb_clk* to CLKIN/PCI_SYNC_IN ratios.

			Input Clock Free		quency (MHz	z) ²	
CFG_CLKIN_DIV at Reset ¹	SPMF	<i>csb_clk</i> : Input Clock Ratio ²	16.67	25	33.33	66.67	
				csb_clk Freq	Frequency (MHz)		
Low	0010	2:1				133	
Low	0011	3:1			100	200	
Low	0100	4:1		100	133	266	
Low	0101	5:1		125	166	333	
Low	0110	6:1	100	150	200		
Low	0111	7:1	116	175	233		
Low	1000	8:1	133	200	266		
Low	1001	9:1	150	225	300		
Low	1010	10:1	166	250	333		
Low	1011	11:1	183	275		,	
Low	1100	12:1	200	300			
Low	1101	13:1	216	325			
Low	1110	14:1	233		1		
Low	1111	15:1	250				
Low	0000	16:1	266				
High	0010	2:1		_		133	
High	0011	3:1			100	200	
High	0100	4:1			133	266	
High	0101	5:1			166	333	

Table 70. CSB Frequency Options



Thermal

• To configure the device with CSB clock rate of 266 MHz, core rate of 400 MHz, and QUICC Engine clock rate 300 MHz while the input clock rate is 33 MHz. Conf No. 's10' and 'c1' are selected from Table 74. SPMF is 1000, CORPLL is 0000011, CEPMF is 01001, and CEPDF is 0.

23 Thermal

This section describes the thermal specifications of the MPC8358E.

23.1 Thermal Characteristics

Table 75 provides the package thermal characteristics for the 668 29 mm x 29 mm PBGA package.

 Table 75. Package Thermal Characteristics for the PBGA Package

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient Natural Convection on single layer board (1s)	$R_{ hetaJA}$	20	°C/W	1, 2
Junction-to-ambient Natural Convection on four layer board (2s2p)	$R_{ extsf{ heta}JA}$	14	°C/W	1, 2, 3
Junction-to-ambient (@1 m/s) on single layer board (1s)	R _{0JMA}	15	°C/W	1, 3
Junction-to-ambient (@ 1 m/s) on four layer board (2s2p)	$R_{ extsf{ heta}JMA}$	11	•C/W	1, 3
Junction-to-board thermal	R _{θJB}	6	•C/W	4
Junction-to-case thermal	R _{θJC}	4	•C/W	5
Junction-to-Package Natural Convection on Top	ΨJT	4	•C/W	6

Notes

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per JEDEC JESD51-2 and JEDEC JESD51-9 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal. 1 m/sec is approximately equal to 200 linear feet per minute (LFM).
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

23.2 Thermal Management Information

For the following sections, $P_D = (V_{DD} \times I_{DD}) + P_{I/O}$ where $P_{I/O}$ is the power dissipation of the I/O drivers. See Table 5 for typical power dissipations values.



23.2.1 Estimation of Junction Temperature with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\theta IA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. As a general statement, the value obtained on a single-layer board is appropriate for a tightly packed printed-circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated. Test cases have demonstrated that errors of a factor of two (in the quantity $T_J - T_A$) are possible.

23.2.2 Estimation of Junction Temperature with Junction-to-Board Thermal Resistance

The thermal performance of a device cannot be adequately predicted from the junction-to-ambient thermal resistance. The thermal performance of any component is strongly dependent on the power dissipation of surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package will be approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device. At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 T_J = junction temperature (°C) T_B = board temperature at the package perimeter (°C) $R_{\theta JA}$ = junction to board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.



Table 76 shows heat sinks and	junction-to-ambient therma	l resistance for PBGA package.

Host Sink Assuming Thormal Grosso	Air Flow	29 $ imes$ 29 mm PBGA	
Heat Sink Assuming Thermal Grease	All Flow	Thermal Resistance	
AAVID 30 \times 30 \times 9.4 mm Pin Fin	Natural Convection	12.6	
AAVID 30 $ imes$ 30 $ imes$ 9.4 mm Pin Fin	1 m/s	8.2	
AAVID 30 $ imes$ 30 $ imes$ 9.4 mm Pin Fin	2 m/s	7.0	
AAVID 31 $ imes$ 35 $ imes$ 23 mm Pin Fin	Natural Convection	10.5	
AAVID 31 $ imes$ 35 $ imes$ 23 mm Pin Fin	1 m/s	6.6	
AAVID 31 $ imes$ 35 $ imes$ 23 mm Pin Fin	2 m/s	6.1	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	Natural Convection	9.0	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	1 m/s	5.6	
Wakefield, $53 \times 53 \times 25$ mm Pin Fin	2 m/s	5.1	
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	Natural Convection	9.0	
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	1 m/s	5.7	
MEI, $75 \times 85 \times 12$ no adjacent board, extrusion	2 m/s	5.1	

Table 76. Heat Sinks and Junction-to-Ambient Thermal Resistance of PBGA Package

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

Heat sink vendors include the following:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: www.aavidthermalloy.com	603-224-9988
Alpha Novatech 473 Sapena Ct. #15 Santa Clara, CA 95054 Internet: www.alphanovatech.com	408-749-7601
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: www.ctscorp.com	818-842-7277



Thermal

	Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: www.mei-millennium.com	408-436-8770
	Tyco Electronics Chip Coolers™ P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: www.chipcoolers.com	800-522-6752
	Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: www.wakefield.com	603-635-5102
Interfac	e material vendors include the following:	
	Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01888-4014 Internet: www.chomerics.com	781-935-4850
	Dow-Corning Corporation Dow-Corning Electronic Materials 2200 W. Salzburg Rd. Midland, MI 48686-0997 Internet: www.dowcorning.com	800-248-2481
	Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: www.microsi.com	888-642-7674
	The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com	800-347-4572

23.3 Heat Sink Attachment

When attaching heat sinks to these devices, an interface material is required. The best method is to use thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. Recommended maximum force on the top of the package is 10 lb force (4.5 kg force). If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic surfaces and its performance verified under the application requirements.



23.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimizing the size of the clearance is important to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 T_J = junction temperature (°C) T_C = case temperature of the package (°C) $R_{\theta JC}$ = junction to case thermal resistance (°C/W) P_D = power dissipation (W)

24 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8358E. Additional information can be found in *MPC8360E/MPC8358E PowerQUICC Design Checklist* (AN3097).

24.1 System Clocking

The device includes two PLLs, as follows.

- The platform PLL (AV_{DD}1) generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 22.1, "System PLL Configuration."
- The e300 core PLL (AV_{DD}2) generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 22.2, "Core PLL Configuration."

24.2 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins (AV_{DD}1, AV_{DD}2, respectively). The AV_{DD} level should always be equivalent to V_{DD} , and preferably these voltages will be derived directly from V_{DD} through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide five independent filter circuits as illustrated in Figure 54, one to each of the five AV_{DD} pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced.



System Design Information

24.5 Output Buffer DC Impedance

The device drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then, the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 55). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N)/2$.




Figure 55. Driver Impedance Measurement

The value of this resistance and the strength of the driver's current source can be found by making two measurements. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is $V_2 = 1/(1/R_1 + 1/R_2)) \times I_{source}$. Solving for the output impedance gives $R_{source} = R_{term} \times (V_1/V_2 - 1)$. The drive current is then $I_{source} = V_1/R_{source}$.

Table 77 summarizes the signal impedance targets. The driver impedance are targeted at minimum V_{DD} , nominal OV_{DD} , $105^{\circ}C$.

Table 77.	Impedance	Characteristics
-----------	-----------	-----------------

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI	DDR DRAM	Symbol	Unit
R _N	42 Target	25 Target	20 Target	Z ₀	W
R _P	42 Target	25 Target	20 Target	Z ₀	W



```
Ordering Information
```

includes an application modifier, which may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number.

Table 78	Part	Numbering	Nomenclature ¹
----------	------	-----------	---------------------------

MPC	nnnn	е	t	рр	aa	а	а	Α
Product Code	Part Identifier	Encryption Acceleration	Temperature Range	Package ²	Processor Frequency ³	Platform Frequency	QUICC Engine Frequency	Die Revision
MPC	8358	Blank = Not included E = included	Blank = 0 °C T _A to 105 °C T _J C= -40°C T _A to 105°C T _J	ZQ = PBGA VR = PBGA (no lead)	e300 core speed AD = 266 MHz AG = 400 MHz	D = 266 MHz	D = 266 MHz G = 400 MHz	A = revision 2.1 silicon

¹ Not all processor, platform, and QUICC Engine block frequency combinations are supported. For available frequency combinations, contact your local Freescale sales office or authorized distributor.

² See Section 21, "Package and Pin Listings," for more information on available package types.

³ Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

Table 79 shows the SVR settings by device and package type.

		-
Device	Package	SVR (Rev. 2.1)
MPC8358E	PBGA	0x804E_0021
MPC8358	PBGA	0x804F_0021

Table 79. SVR Settings



Document Revision History

26 Document Revision History

Table 80 provides a revision history for this hardware specification.

Rev. Number	Date	Substantive Change(s)
3	01/2011	 Updated references to the LCRR register throughout Removed references to DDR DLL mode in Section 6.2.2, "DDR and DDR2 SDRAM Output AC Timing Specifications." Changed "Junction-to-Case" to "Junction-to-Ambient" in Section 23.2.4, "Heat Sinks and Junction-to-Ambient Thermal Resistance," and Table 76, "Heat Sinks and Junction-to-Ambient Thermal Resistance of PBGA Package," titles.
2	03/2010	 Changed references to RCWH[PCICKEN] to RCWH[PCICKDRV]. In Table 2, added extended temperature characteristics. Added Figure 5, "DDR Input Timing Diagram." In Figure 52, "Mechanical Dimensions and Bottom Surface Nomenclature of the PBGA Package," removed watermark. In Table 4, "MPC8358E PBGA Core Power Dissipation¹," added row for 400/266/400 part offering. Updated the title of Table 18,"DDR SDRAM Input AC Timing Specifications." In Table 29, and Table 32,—Table 33, changed the rise and fall time specifications to reference 20–80% and 80–20% of the voltage supply, respectively. In Table 37, "IEEE 1588 Timer AC Specifications," changed units to "ns" for t_{I2DVKH}. In Table 65, "Operating Frequencies for the PBGA Package," and Table 78, "Part Numbering Nomenclature," updated for 400 MHz QE part offering In Section 4, "Clock Input Timing," added note regarding rise/fall time on QUICC Engine block input pins. Added Section 4.3, "Gigabit Reference Clock Input Timing." Updated Section 4.1, "10/100/1000 Ethernet DC Electrical Characteristics." In Section 22, "Clocking," removed statement: "The OCCR[PCICDI] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals."
1	12/2007	Initial release.

Table 80. Revision History

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan @freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. QUICC Engine is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2011 Freescale Semiconductor, Inc.

Document Number: MPC8358EEC Rev. 3 01/2011



