
### NXP USA Inc. - MC9S08SE4CTG Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	14
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se4ctg


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08SE8 series MCUs.




pins not available on 16-pin package

Notes:

When PTA4 is configured as BKGD, pin is bi-directional.

For the 16-pin package: V<sub>SSA</sub>/V<sub>REFL</sub> and V<sub>DDA</sub>/V<sub>REFH</sub> are double bonded to V<sub>SS</sub> and V<sub>DD</sub> respectively.





**Pin Assignments** 

# 2 Pin Assignments

This chapter shows the pin assignments in the packages available for the MC9S08SE8 series.

Table 1. Pin Availability by Package Pin-Count

Pin Nu (Packa		< Lowest <b>Priority</b> > Highest			
28 (SOIC/PDIP)	16 (TSSOP)	Port Pin	Alt 1	Alt 2	Alt 3
1		PTC5			
2		PTC4			
3	1	PTA5	IRQ	TCLK	RESET
4	2	PTA4		BKGD	MS
5	3				V <sub>DD</sub>
6				V <sub>DDA</sub>	V <sub>REFH</sub>
7				V <sub>SSA</sub>	V <sub>REFL</sub>
8	4				V <sub>SS</sub>
9	5	PTB7	EXTAL		
10	6	PTB6	XTAL		
11	7	PTB5			
12	8	PTB4		TPM2CH0	
13		PTC3			
14	_	PTC2			
15	_	PTC1			
16		PTC0			
17	9	PTB3	KBIP7		ADP9
18	10	PTB2	KBIP6		ADP8
19	11	PTB1	KBIP5	TxD	ADP7
20	12	PTB0	KBIP4	RxD	ADP6
21	_	PTA7		TPM1CH1 <sup>1</sup>	ADP5
22		PTA6		TPM1CH0 <sup>1</sup>	ADP4
23	13	PTA3	KBIP3		ADP3
24	14	PTA2	KBIP2		ADP2
25	15	PTA1	KBIP1	TPM1CH1 <sup>1</sup>	ADP1
26	16	PTA0	KBIP0	TPM1CH0 <sup>1</sup>	ADP0
27		PTC7			
28		PTC6			

<sup>1</sup> TPM1 pins can be remapped to PTA7, PTA6 and PTA1,PTA0



# 3 Electrical Characteristics

This chapter contains electrical and timing specifications.

## 3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.



Rating	Symbol	Value	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	-0.3 to V <sub>DD</sub> + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	–55 to 150	°C

### **Table 3. Absolute Maximum Ratings**

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $^2\,$  All functional non-supply pins are internally clamped to V\_{SS} and V\_{DD}

<sup>3</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

## 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit	
Operating temperature range (	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85 -40 to 105 -40 to 125	°C	
Maximum junction temperature	$T_{JM}$	135	°C	
	28-pin SOIC		70	°C/W
Thermal resistance single-layer board	28-pin PDIP	0	68	
	16-pin TSSOP		129	
	28-pin SOIC	$\theta_{JA}$	48	
Thermal resistance four-layer board	28-pin PDIP		49	°C/W
	16-pin TSSOP		85	

Table 4.	Thermal	Characteristics
----------	---------	-----------------



The average chip-junction temperature  $(T_J)$  in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

Where:

 $\begin{array}{l} T_{A} = \text{Ambient temperature, }^{\circ}\text{C} \\ \theta_{JA} = \text{Package thermal resistance, junction-to-ambient, }^{\circ}\text{C/W} \\ P_{D} = P_{int} + P_{I/O} \\ P_{int} = I_{DD} \times V_{DD}, \text{Watts } - \text{chip internal power} \\ P_{I/O} = \text{Power dissipation on input and output pins } - \text{user-determined} \end{array}$ 

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad Eqn. 3$$

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
	Number of pulses per pin	—	3	—
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	—

Table 5. ESD and Latch-up Test Conditions



Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit	_	-2.5	V
Laich-up	Maximum input voltage limit	_	7.5	V

### Table 5. ESD and Latch-up Test Conditions (continued)

### Table 6. ESD and Latch-up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000		V
2	Machine model (MM)	V <sub>MM</sub>	±200	_	۷
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	—	V
4	Latch-up current at $T_A = 125 \ ^{\circ}C$	I <sub>LAT</sub>	±100		mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics. **Table 7. DC Characteristics** 

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1		Operating voltage	—	2.7		5.5	V
		Output high voltage — Low drive (PTxDSn = 0)					
		5 V, $I_{Load} = -2 \text{ mA}$		V <sub>DD</sub> – 1.5	—	—	
		$3 \text{ V}, \text{ I}_{\text{Load}} = -0.6 \text{ mA}$		V <sub>DD</sub> – 1.5	—		
		$5 \text{ V}, \text{ I}_{\text{Load}} = -0.4 \text{ mA}$		V <sub>DD</sub> – 0.8	—		
		3 V, I <sub>Load</sub> = -0.24 mA	V <sub>OH</sub>	V <sub>DD</sub> – 0.8			v
		Output high voltage — High drive (PTxDSn = 1)					-
	_	5 V, I <sub>Load</sub> = –10 mA		V <sub>DD</sub> – 1.5	—	—	
2	Ρ	$3 \text{ V}, \text{ I}_{\text{Load}} = -3 \text{ mA}$		V <sub>DD</sub> – 1.5	—	—	
		5 V, $I_{Load} = -2 \text{ mA}$		V <sub>DD</sub> – 0.8	—	—	
		3 V, I <sub>Load</sub> = -0.4 mA		V <sub>DD</sub> – 0.8	_		
		Output low voltage — Low drive (PTxDSn = 0)					
		5 V, I <sub>Load</sub> = 2 mA		1.5	—		
		3 V, I <sub>Load</sub> = 0.6 mA		1.5	—	—	
		5 V, I <sub>Load</sub> = 0.4 mA		0.8	—	—	
		3 V, I <sub>Load</sub> = 0.24 mA	V <sub>OL</sub>	0.8	—	—	v
		Output low voltage — High drive (PTxDSn = 1)	♥OL				v
	_	5 V, I <sub>Load</sub> = 10 mA		1.5	—	—	
3	Ρ	3 V, I <sub>Load</sub> = 3 mA		1.5	—	—	
		5 V, I <sub>Load</sub> = 2 mA		0.8	—		
		3 V, I <sub>Load</sub> = 0.4 mA		0.8	—	—	
		Output high current — Max total I <sub>OH</sub> for all ports					
4	Ρ	5 V	I <sub>OHT</sub>	—	—	100	mA
		3 V		—	—	60	



Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
5	Ρ	Output low current — Max total I <sub>OL</sub> for all ports 5 V 3 V	I <sub>OLT</sub>			100 60	mA
6	Ρ	Input high voltage; all digital inputs	V <sub>IH</sub>	$0.65 \times V_{DD}$	_	—	v
7	Ρ	Input low voltage; all digital inputs	V <sub>IL</sub>			$0.35 \times V_{DD}$	v
8	Ρ	Input hysteresis; all digital inputs	V <sub>hys</sub>	$0.06 \times V_{\text{DD}}$	_	—	mV
9	С	Input leakage current; input only pins <sup>2</sup>	ll <sub>In</sub> l	—	0.1	1	μA
10	Ρ	High impedance (off-state) leakage current <sup>2</sup>	I <sub>oz</sub>	—	0.1	1	μΑ
11	С	Total leakage combined for all inputs and Hi-Z pins — All input only and I/O <sup>2</sup>	I <sub>OZTOT</sub>	_	_	2	μA
12	Ρ	Internal pullup resistors <sup>3</sup>	R <sub>PU</sub>	20	45	65	kΩ
13	Ρ	Internal pulldown resistors <sup>4</sup>	R <sub>PD</sub>	20	45	65	kΩ
14	D	DC injection current <sup>5, 6, 7</sup> V <sub>IN</sub> < V <sub>SS</sub> , V <sub>IN</sub> > V <sub>DD</sub> Single pin limit Total MCU limit, includes sum of all stressed pins	I <sub>IC</sub>	0.2 5		0.2 5	mA
15	С	Input capacitance; all non-supply pins	C <sub>In</sub>		_	8	pF
16	С	RAM retention voltage	V <sub>RAM</sub>	0.6	1.0	—	V
17	Ρ	POR re-arm voltage <sup>8</sup>	V <sub>POR</sub>	0.9	1.4	2.0	V
18	D	POR re-arm time	t <sub>POR</sub>	10		—	μs
19	Ρ	Low-voltage detection threshold — high range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVD1</sub>	3.9 4.0	4.0 4.1	4.1 4.2	V
20	Ρ	Low-voltage detection threshold — low range V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVD0</sub>	2.48 2.54	2.56 2.62	2.64 2.70	V
21	С	Low-voltage warning threshold — high range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW3</sub>	4.5 4.6	4.6 4.7	4.7 4.8	V
22	Ρ	Low-voltage warning threshold — high range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW2</sub>	4.2 4.3	4.3 4.4	4.4 4.5	v
23	Ρ	Low-voltage warning threshold low range 1 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW1</sub>	2.84 2.90	2.92 2.98	3.00 3.06	V
24	С	Low-voltage warning threshold — low range 0 V <sub>DD</sub> falling V <sub>DD</sub> rising	V <sub>LVW0</sub>	2.66 2.72	2.74 2.80	2.82 2.88	V

### Table 7. DC Characteristics (continued)



Num	С	Parameter		Symbol	Min	Typical <sup>1</sup>	Max	Unit
		Low-voltage inhibit reset/recover hysteresis						
25	Т		5 V	V <sub>hys</sub>	—	100	—	mV
			3 V		—	60	—	
26	Ρ	Bandgap voltage reference <sup>9</sup>		V <sub>BG</sub>	1.18	1.20	1.21	V

### Table 7. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

<sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

- <sup>3</sup> Measured with V<sub>In</sub> = V<sub>SS</sub>.
- <sup>4</sup> Measured with  $V_{In} = V_{DD}$ .

 $^{5}$  All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

- <sup>6</sup> Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- <sup>7</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>8</sup> Maximum is highest voltage that POR is guaranteed.
- <sup>9</sup> Factory trimmed at V<sub>DD</sub> = 5.0 V, Temp = 25 °C.






Figure 4. Typical V<sub>OL</sub> vs. I<sub>OL</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 5 V)




Figure 5. Typical V<sub>OL</sub> vs. I<sub>OL</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 3 V)






Figure 8. Typical V<sub>OH</sub> vs. I<sub>OH</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 5 V)




Figure 9. Typical V<sub>OH</sub> vs. I<sub>OH</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 3 V)






Figure 14. Typical Stop3 I<sub>DD</sub> Curves

## 3.7 External Oscillator (XOSC) Characteristics

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) <sup>2</sup> High range (RANGE = 1), low power (HGO = 0) <sup>2</sup>	f <sub>lo</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1		38.4 16 8	kHz MHz MHz
2	_	— Load capacitors		See crystal or resonator manufacturer's recommendat			
3	_	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>	_	10 1	_	MΩ
4		Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0)	Rs		0 100 0		kΩ
4		High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz			0 0 0	0 10 20	N32



Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
5	т	Crystal start-up time <sup>3</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	t CSTL-LP ÇSTH-HGO CSTH-LP CSTH-HGO	     	200 400 5 15		ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode <sup>2</sup> FBELP mode	f <sub>extal</sub>	0.03125 0		20 20	MHz MHz

Table 9. Oscillator electrical specifications (Temperature Range = -40 to 125°C Ambient)

 $^1\,$  Typical column was characterized at 5.0 V, 25  $^\circ C$  or is recommended value.

<sup>2</sup> The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

<sup>3</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

<sup>4</sup> 4 MHz crystal.




Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power



## 3.8 Internal Clock Source (ICS) Characteristics

Num	С	Characteristic		Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	Ρ	Average internal reference frequency at V <sub>DD</sub> = 5 V and temperature = 25 °C		f <sub>int_t</sub>	_	39.0625	_	kHz
2	Ρ	Internal reference frequency — user t	rimmed	f <sub>int_ut</sub>	31.25	—	39.06	kHz
3	Т	Internal reference start-up time		t <sub>IRST</sub>	_	60	100	μs
4	D	DCO output frequency range — trimmed <sup>2</sup>	Low range (DRS = 00)	f <sub>dco_t</sub>	16	_	20	MHz
5	D	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 =				59.77	_	MHz
6	С	Resolution of trimmed DCO output fre voltage and temperature (using FTRI		$\Delta f_{dco\_res\_t}$		±0.1	±0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO output fre voltage and temperature (not using F		$\Delta f_{dco\_res\_t}$		± 0.2	±0.4	%f <sub>dco</sub>
8	С	Over full voltage and temperature ra	tion of DCO output from trimmed frequency <sup>3</sup> voltage and temperature range d voltage and temperature range of 0 to 70 °C			−1.0 to 0.5 ±0.5	±2 ±1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>4</sup>	L acquisition time <sup>4</sup>		_	_	1	ms
11	С	Long term jitter of DCO output clock ( interval) <sup>5</sup>	averaged over 2-ms	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This parameter is characterized and not tested on each device.

<sup>4</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

 $^{5}$  Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



Table 12: 10-bit Abe characteristics (V <sub>REFH</sub> – V <sub>DDA</sub> , V <sub>REFL</sub> – V <sub>SSA</sub> ) (continued)									
Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
ADC	High Speed (ADLPC = 0)	<b>_</b>		2	3.3	5		t <sub>ADACK</sub> =	
Asynchronous Clock Source	Low Power (ADLPC = 1)	D	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>	
Conversion Time (Including	Short Sample (ADLSMP = 0)	D	t <sub>ADC</sub>	_	20	_	ADCK	See SE8	
sample time)	Long Sample (ADLSMP = 1)				40		cycles	reference	
Sample Time	Short Sample (ADLSMP = 0)	D	t <sub>ADS</sub>	_	3.5	_	ADCK cycles	manual for conversion time variances	
	Long Sample (ADLSMP = 1)			_	23.5	_	Cycles		
Temp Sensor	–40°C– 25°C	D	~		3.266		mV/°C		
Slope	25°C– 125°C	D	m	_	3.638	_	mv/ C		
Temp Sensor Voltage	25°C	D	V <sub>TEMP25</sub>	_	1.396	_	mV		
Characteristics	for 28-pin packages only								
Total	10-bit mode	Ρ	E <sub>TUE</sub> -		±1	±2.5	LSB <sup>3</sup>	Includes	
Unadjusted Error	8-bit mode	Ρ			±0.5	±1.0		quantization	
Differential	10-bit mode <sup>2</sup>	Ρ		_	±0.5	±1.0	LSB <sup>3</sup>		
Non-Linearity	8-bit mode <sup>3</sup>	Ρ	DNL		±0.3	±0.5	LOD		
Integral	10-bit mode	Т	INL		±0.5	±1.0	LSB <sup>3</sup>		
Non-Linearity	8-bit mode	Т		_	±0.3	±0.5	LOD		
Zero-Scale	10-bit mode	Ρ	E	_	±0.5	±1.5	LSB <sup>3</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>	
Error	8-bit mode	Ρ	E <sub>ZS</sub>	_	±0.5	±0.5	LOD	VADIN = VSSA	
Full-Scale	10-bit mode	Т	<b>E</b> .	_	±0.5	±1	LSB <sup>3</sup>	V – V	
Error	8-bit mode	Т	E <sub>FS</sub>	_	±0.5	±0.5	LOD	$V_{ADIN} = V_{DDA}$	
Quantization	10-bit mode	D	Eq		—	±0.5	LSB <sup>3</sup>		
Error	8-bit mode	D	LQ		—	±0.5	LOD		
Input Leakage	10-bit mode	D	E <sub>IL</sub>		±0.2	±2.5	LSB <sup>3</sup>	Pad leakage <sup>4</sup> *	
Error	8-bit mode	D		_	±0.1	±1	LOD	R <sub>AS</sub>	
Characteristics	for 16-pin package only								
Total	10-bit mode	Ρ	F		±1.5	±3.5	1003	Includes	
Unadjusted Error	8-bit mode	Ρ	E <sub>TUE</sub>	_	±0.7	±1.5	LSB <sup>3</sup>	quantization	

## Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)



Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Differential	10-bit mode <sup>3</sup>	Р	DNL		±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode <sup>3</sup>	Р	DINL	_	±0.3	±0.5	LOD	
Integral	10-bit mode	Т	INL	—	±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode	Т		_	±0.3	±0.5	LOD	
Zero-Scale	10-bit mode	Р	E	—	±1.5	±2.1	LSB <sup>3</sup>	$V_{ADIN} = V_{SSA}$
Error	8-bit mode	Р	E <sub>ZS</sub>	_	±0.5	±0.7		
Full-Scale	10-bit mode	Т	E	—	±1	±1.5	LSB <sup>3</sup>	V – V
Error	8-bit mode	Т	E <sub>FS</sub>	—	±0.5	±0.5	LOD	$V_{ADIN} = V_{DDA}$
Quantization	10-bit mode	D	EQ	—	_	±0.5	LSB <sup>3</sup>	
Error	8-bit mode		⊏Q	_	—	±0.5	LOD	
Input Leakage	10-bit mode	D	Е	—	±0.2	±2.5	LSB <sup>3</sup>	Pad leakage <sup>4</sup> *
Error	8-bit mode		E <sub>IL</sub>	—	±0.1	±1	LOB	R <sub>AS</sub>

## Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SSA}$ ) (continued)

<sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>3</sup> 1 LSB =  $(V_{\text{REFH}} - V_{\text{REFL}})/2^N$ 

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.





## 3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section in the reference manual.

Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7	—	5.5	V
2	D	Supply voltage for read operation	V <sub>Read</sub>	2.7	—	5.5	V
3	D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	—	200	kHz
4	D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	—	6.67	μs
5	Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>
7	Р	Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
8	Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
9	С	Program/erase endurance <sup>3</sup> $T_L$ to $T_H = -40 \text{ °C}$ to 125 °C T = 25  °C	n <sub>FLPE</sub>	10,000	 100,000	_	cycles
10	С	Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100		years

Table 15. Flash Characteristics

<sup>1</sup> The frequency of this clock is controlled by a software setting.


<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- <sup>3</sup> Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.
- <sup>4</sup> Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory.*

# 4 Ordering Information

This chapter contains ordering information for the device numbering system.

Example of the device numbering system:





Ordering Information

## 4.1 Package Information

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Plastic Dual In-line Pin	PDIP	RL	710	98ASB42390B
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A


Table 16. Package Descriptions

## 4.2 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 16.



**Ordering Information** 




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION N	DT TO SCALE			
TITLE: SOIC, WIDE BOD	DOCUMENT	NO: 98ASB42345B	REV: G			
28 LEAD	,	CASE NUMBER: 751F-05 10 MAR 2				
CASEOUTLINE	STANDARD	: MS-013AE				

MC9S08SE8 Series MCU Data Sheet, Rev. 4




**Ordering Information** 




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: SOIC, WIDE BOD	Y.	DOCUMENT NO	): 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	R: 751F-05	10 MAR 2005	
CASEOUTLINE		STANDARD:	MS-013AE	

MC9S08SE8 Series MCU Data Sheet, Rev. 4







© FREESCALE SEMICONDUCTOR, INC. All rights reserved. MECHANICA		L OUTLINE	PRINT VERSION NOT TO SCALE	
		DOCUMENT NO: 98ASH70247A		RE∨: B
		CASE NUMBER	948F-01	19 MAY 2005
		STANDARD: JEDEC		

MC9S08SE8 Series MCU Data Sheet, Rev. 4