

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08se4cwl



# **Table of Contents**

1	MCU	Block Diagram		3.8	Internal Clock Source (ICS) Characteristics	20
2	Pin A	ssignments4		3.9	ADC Characteristics	2
3	Elect	rical Characteristics		3.10	AC Characteristics	2
	3.1	Parameter Classification			3.10.1 Control Timing	2
	3.2	Absolute Maximum Ratings			3.10.2 TPM/MTIM Module Timing	20
	3.3	Thermal Characteristics		3.11	Flash Specifications	2
	3.4	ESD Protection and Latch-Up Immunity	4	Orde	ring Information	2
	3.5	DC Characteristics		4.1	Package Information	28
	3.6	Supply Current Characteristics		4.2	Mechanical Drawings	28
	3.7	External Oscillator (XOSC) Characteristics 19			-	

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: freescale.com

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	10/8/2008	Initial public released.
2	1/16/2009	In Table 8, added the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–105 °C; changed the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–85 °C; changed the typical of $S2I_{DD}$ and $S3I_{DD}$ ; changed the $S23I_{DDRTI}$ to P.
3	4/7/2009	Added II <sub>OZTOT</sub> I in the Table 7. Changed V <sub>DDAD</sub> to V <sub>DDA</sub> , V <sub>SSAD</sub> to V <sub>SSA</sub> . Updated Table 9, Table 10, Table 11, and Table 12. Updated Figure 13 and Figure 14.
4	4/10/2015	Updated Table 9.

# **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

### Reference Manual (MC9S08SE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



### **Pin Assignments**

# 2 Pin Assignments


This chapter shows the pin assignments in the packages available for the MC9S08SE8 series.

Table 1. Pin Availability by Package Pin-Count

Pin Nu (Packa		< Lowest <b>Priority</b> > Highest					
28 (SOIC/PDIP)	16 (TSSOP)	Port Pin	Alt 1	Alt 2	Alt 3		
1	_	PTC5					
2	_	PTC4					
3	1	PTA5	IRQ	TCLK	RESET		
4	2	PTA4		BKGD	MS		
5	3				$V_{DD}$		
6	_			V <sub>DDA</sub>	V <sub>REFH</sub>		
7	_			V <sub>SSA</sub>	V <sub>REFL</sub>		
8	4				V <sub>SS</sub>		
9	5	PTB7	EXTAL				
10	6	PTB6	XTAL				
11	7	PTB5					
12	8	PTB4		TPM2CH0			
13	_	PTC3					
14	_	PTC2					
15	_	PTC1					
16	_	PTC0					
17	9	PTB3	KBIP7		ADP9		
18	10	PTB2	KBIP6		ADP8		
19	11	PTB1	KBIP5	TxD	ADP7		
20	12	PTB0	KBIP4	RxD	ADP6		
21		PTA7		TPM1CH1 <sup>1</sup>	ADP5		
22	_	PTA6		TPM1CH0 <sup>1</sup>	ADP4		
23	13	PTA3	KBIP3		ADP3		
24	14	PTA2	KBIP2		ADP2		
25	15	PTA1	KBIP1	TPM1CH1 <sup>1</sup>	ADP1		
26	16	PTA0	KBIP0	TPM1CH0 <sup>1</sup>	ADP0		
27	_	PTC7					
28	_	PTC6					

<sup>1</sup> TPM1 pins can be remapped to PTA7, PTA6 and PTA1,PTA0





Pins in **bold** are lost in the next lower pin count package.

Figure 2. MC9S08SE8 Series in 28-Pin PDIP/SOIC Package




Figure 3. MC9S08SE8 in 16-Pin TSSOP Package



6

**Electrical Characteristics** 

## 3 Electrical Characteristics

This chapter contains electrical and timing specifications.

### 3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Table 3. Absolute Maximum Ratings** 

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit		
Operating temperature range (	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85 -40 to 105 -40 to 125	°C		
Maximum junction temperature	$T_JM$	135	°C		
	28-pin SOIC		70		
Thermal resistance single-layer board	28-pin PDIP		68	°C/W	
	16-pin TSSOP	Δ	129		
	28-pin SOIC	$\theta_{\sf JA}$	48		
Thermal resistance four-layer board	28-pin PDIP		49	°C/W	
	16-pin TSSOP		85		

**Table 4. Thermal Characteristics** 

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^{2}\,</sup>$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}.$ 

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



Table 5. ESD and Latch-up Test Conditions (continued)

Model	Description	Symbol	Value	Unit
Lotob up	Minimum input voltage limit	_	-2.5	٧
Latch-up	Maximum input voltage limit	_	7.5	V

**Table 6. ESD and Latch-up Protection Characteristics** 

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Machine model (MM)	V <sub>MM</sub>	±200	_	V
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	٧
4	Latch-up current at T <sub>A</sub> = 125 °C	I <sub>LAT</sub>	±100	_	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 7. DC Characteristics** 

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	_	Operating voltage	_	2.7		5.5	V
2	Р	Output high voltage — Low drive (PTxDSn = 0) $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.6 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -0.4 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 0 \text{ Output high voltage} \text{ — High drive (PTxDSn = 1)} $ $ 5 \text{ V, } I_{Load} = -10 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -3 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $	. V <sub>OH</sub>	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$			V
		3 V, I <sub>Load</sub> = -0.4 mA Output low voltage — Low drive (PTxDSn = 0)		V <sub>DD</sub> - 0.8		_	
		5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.6 mA 5 V, I <sub>Load</sub> = 0.4 mA 3 V, I <sub>Load</sub> = 0.24 mA	V	1.5 1.5 0.8 0.8		_ _ _	V
3	Р	Output low voltage — High drive (PTxDSn = 1) 5 V, I <sub>Load</sub> = 10 mA 3 V, I <sub>Load</sub> = 3 mA 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.4 mA	. V <sub>OL</sub>	1.5 1.5 0.8 0.8	 	_ _ _ _	V
4	Р	Output high current — Max total I <sub>OH</sub> for all ports 5 V 3 V	I <sub>OHT</sub>		_ _	100 60	mA






Figure 4. Typical  $V_{OL}$  vs.  $I_{OL}$  for High Drive Enabled Pad ( $V_{DD}$  = 5 V)




Figure 5. Typical  $V_{OL}$  vs.  $I_{OL}$  for High Drive Enabled Pad ( $V_{DD} = 3 \text{ V}$ )






Figure 6. Typical  $V_{OL}$  vs.  $I_{OL}$  for Low Drive Enabled Pad ( $V_{DD} = 5 \text{ V}$ )




Figure 7. Typical  $V_{OL}$  vs.  $I_{OL}$  for Low Drive Enabled Pad ( $V_{DD}$  = 3 V)






Figure 10. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 5 \text{ V}$ )




Figure 11. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 3 \text{ V}$ )

# 3.6 Supply Current Characteristics

This section includes information about power supply current in various operating modes.



**Table 8. Supply Current Characteristics** 

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp (°C)
1	С	Run supply current measured at	RI <sub>DD</sub>	5	2.4	2.72	mA	-40 to 125
		(CPU clock = 4 MHz, f <sub>Bus</sub> = 2 MHz)		3	2.18	2.26		
2	Р	Run supply current <sup>2</sup> measured at	RI <sub>DD</sub>	5	6.35	7.29	mA	-40 to 125
_	ľ	(CPU clock = 20 MHz, f <sub>Bus</sub> = 10 MHz)	טטייי	3	5.79	6.42	1117 (	40 10 123
3	Р	Wait supply current <sup>2</sup> measured at	WI <sub>DD</sub>	5	1.4	1.56	mA	-40 to 125
	'	f <sub>Bus</sub> = 2 MHz	WIDD	3	1.36	1.53	IIIA	-40 to 125
4	Р	Ston2 mode aupply augrent	501	5	1.4	19 28 45.8	μА	-40 to 85 -40 to 105 -40 to 125
4		Stop2 mode supply current	S2I <sub>DD</sub>	3	1.3	15 22 37.2	μΑ	-40 to 85 -40 to 105 -40 to 125
5	В	P Stop3 mode supply current	S3I <sub>DD</sub>	5	1.61	23 43 76.1	μΑ	-40 to 85 -40 to 105 -40 to 125
5				3	1.44	19 38 66.4	μΑ	-40 to 85 -40 to 105 -40 to 125
6	Р	RTC adder to stop2 or stop3 <sup>3</sup>	6331	5	300	500 500	nA	-40 to 85 -40 to 125
	'	HTC adder to stop2 or stop3	S23I <sub>DDRTI</sub>	3	300	500 500	nA	-40 to 85 -40 to 125
7	С	IVD adder to stop? (IVDE - IVDSE - 1)	Cal	5	122	180	μΑ	-40 to 125
/		C LVD adder to stop3 (LVDE = LVDSE = 1)	S3I <sub>DDLVD</sub>	3	110	160	μΑ	-40 to 125
8	С	Adder to stop3 for oscillator enabled <sup>4</sup> (OSCSTEN =1)	S3I <sub>DDOSC</sub>	5,3	5	8	μΑ	-40 to 125

Typical values are based on characterization data at 25 °C unless otherwise stated. See Figure 12 through Figure 13 for typical curves across voltage/temperature.

<sup>&</sup>lt;sup>2</sup> All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

 $<sup>^3</sup>$  Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 220  $\mu$ A at 5 V with f<sub>Bus</sub> = 1 MHz.

<sup>&</sup>lt;sup>4</sup> Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).



## 3.8 Internal Clock Source (ICS) Characteristics

**Table 10. ICS Frequency Specifications (Temperature Range = −40 to 85°C Ambient)** 

Num	С	Characteristic		Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	Р	Average internal reference frequency at V <sub>DD</sub> = 5 V and temperature = 25 °C		f <sub>int_t</sub>	_	39.0625	_	kHz
2	Р	Internal reference frequency — user	trimmed	f <sub>int_ut</sub>	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t <sub>IRST</sub>	_	60	100	μs
4	D	DCO output frequency range — trimmed <sup>2</sup>	Low range (DRS = 00)	f <sub>dco_t</sub>	16	_	20	MHz
5	D	DCO output frequency <sup>2</sup> Reference = 32768 Hz and DMX32 = 1		f <sub>dco_DMX32</sub>	_	59.77	_	MHz
6	С	Resolution of trimmed DCO output frevoltage and temperature (using FTRI		$\Delta f_{dco\_res\_t}$	_	±0.1	±0.2	%f <sub>dco</sub>
7	С	Resolution of trimmed DCO output frevoltage and temperature (not using F		$\Delta f_{dco\_res\_t}$	_	± 0.2	± 0.4	%f <sub>dco</sub>
8	С	Total deviation of DCO output from trimmed frequency <sup>3</sup> Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C		$\Delta f_{dco\_t}$	_	-1.0 to 0.5 ±0.5	± 2 ± 1	%f <sub>dco</sub>
10	С	FLL acquisition time <sup>4</sup>		t <sub>Acquire</sub>	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>5</sup>		C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

<sup>&</sup>lt;sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

 $<sup>^{\</sup>scriptsize 3}$  This parameter is characterized and not tested on each device.

<sup>&</sup>lt;sup>4</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.






Figure 17. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

## 3.9 ADC Characteristics

**Table 11. 10-Bit ADC Operating Conditions** 

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	2.7	_	5.5	V	
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	
Analog source resistance	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>			5 10	kΩ	External to MCU
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC conversion	High speed (ADLPC = 0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	
clock frequency	Low power (ADLPC = 1)	ADCK	0.4	_	4.0	1411 12	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
ADC	High Speed (ADLPC = 0)	1		2	3.3	5		t <sub>ADACK</sub> = 1/f <sub>ADACK</sub>	
Asynchronous Clock Source	Low Power (ADLPC = 1)	D	f <sub>ADACK</sub>	1.25	2	3.3	MHz		
Conversion Time (Including	Short Sample (ADLSMP = 0)	D	t <sub>ADC</sub>	_	20	_	ADCK	See SE8	
sample time)	Long Sample (ADLSMP = 1)			_	40	_	cycles	reference manual for	
Sample Time	Short Sample (ADLSMP = 0)	D	t <sub>ADS</sub>	-	3.5	_	ADCK cycles	conversion time variances	
	Long Sample (ADLSMP = 1)			1	23.5	1	Cycles		
Temp Sensor	-40°C- 25°C	D	m	1	3.266	1	mV/°C		
Slope	25°C– 125°C	ם	111	1	3.638	1	IIIV/ C		
Temp Sensor Voltage	25°C	D	V <sub>TEMP25</sub>		1.396	-	mV		
Characteristics	for 28-pin packages only								
Total Unadjusted Error	10-bit mode	Р	E <sub>TUE</sub>	_	±1	±2.5	- LSB <sup>3</sup>	Includes quantization	
	8-bit mode	Р		_	±0.5	±1.0			
Differential	10-bit mode <sup>2</sup>	Р	DNII	_	±0.5	±1.0	- LSB <sup>3</sup>		
Non-Linearity	8-bit mode <sup>3</sup>	Р	DNL	_	±0.3	±0.5	LSB		
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	LSB <sup>3</sup>		
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LOD		
Zero-Scale	10-bit mode	Р	E .	_	±0.5	±1.5	- LSB <sup>3</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>	
Error	8-bit mode	Р	- E <sub>ZS</sub>		±0.5	±0.5	LOD		
Full-Scale	10-bit mode	Τ	F	1	±0.5	±1	- LSB <sup>3</sup>	$V_{ADIN} = V_{DDA}$	
Error	8-bit mode	Т	E <sub>FS</sub>	_	±0.5	±0.5	LOD	VADIN = VDDA	
Quantization	10-bit mode	D	F-	1	_	±0.5	- LSB <sup>3</sup>		
Error	8-bit mode	ם	EQ	1	_	±0.5	LOD		
Input Leakage	10-bit mode	D	F	_	±0.2	±2.5	- LSB <sup>3</sup>	Padleakage <sup>4</sup> *	
Error	8-bit mode	D E <sub>IL</sub>			±0.1	±1		R <sub>AS</sub>	
Characteristics	for 16-pin package only								
Total	10-bit mode	Р	_	_	±1.5	±3.5	1.053	Includes	
Unadjusted Error	8-bit mode	Р	E <sub>TUE</sub>	_	±0.7	±1.5	LSB <sup>3</sup>	quantization	



Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Differential	10-bit mode <sup>3</sup>	Р	DNL	_	±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode <sup>3</sup>	Р	DINL	_	±0.3	±0.5	LOD	
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LOD	
Zero-Scale Error	10-bit mode	Р	Г	_	±1.5	±2.1	LSB <sup>3</sup>	$V_{ADIN} = V_{SSA}$
	8-bit mode	Р	E <sub>ZS</sub>	_	±0.5	±0.7		
Full-Scale	10-bit mode	Т	Е.	_	±1	±1.5	- LSB <sup>3</sup>	$V_{ADIN} = V_{DDA}$
Error	8-bit mode	Т	E <sub>FS</sub>	_	±0.5	±0.5	LOD	
Quantization	10-bit mode	D	EQ	_	_	±0.5	LSB <sup>3</sup>	
Error	8-bit mode		⊏Q	_	_	±0.5	LOD	
Input Leakage	10-bit mode	D	E	_	±0.2	±2.5	LSB <sup>3</sup>	Padleakage <sup>4</sup> *
Error	8-bit mode	1 0	E <sub>IL</sub>	_	±0.1	±1	LSB	R <sub>AS</sub>

<sup>&</sup>lt;sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>&</sup>lt;sup>2</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>&</sup>lt;sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

<sup>&</sup>lt;sup>4</sup> Based on input pad leakage current. Refer to pad electricals.






Figure 20. IRQ/Pin Interrupt Timing

# 3.10.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2	D	External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cvc</sub>

**Table 14. TPM Input Timing** 




Figure 21. Timer External Clock




Figure 22. Timer Input Capture Pulse

MC9S08SE8 Series MCU Data Sheet, Rev. 4



# 4.1 Package Information


**Table 16. Package Descriptions** 

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Plastic Dual In-line Pin	PDIP	RL	710	98ASB42390B
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

# 4.2 Mechanical Drawings


The following pages are mechanical drawings for the packages described in Table 16.





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD	)Y.	DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD	· · <b>,</b>	CASE NUMBER	: 751F-05	10 MAR 2005
CASEOUTLINE		STANDARD:	MS-013AE	





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE		
TITLE:		DOCUMENT NO	]: 98ASH70247A	REV: B		
16 LD TSSOP, PITCH 0.6	5MM	CASE NUMBER: 948F-01 19 MAY 200				
		STANDARD: JEDEC				



#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETER
- 2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.



DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE



/4/ DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

7 DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-	7	DIMENSIONS	ARE	ТО	ВЕ	DETERMINED	ΑТ	DATUM	PLANE	-W-
--	---	------------	-----	----	----	------------	----	-------	-------	-----

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE:		DOCUMENT NO	]: 98ASH70247A	RE√: B
16 LD TSSOP, PITCH 0.6	5MM	CASE NUMBER	948F-01	19 MAY 2005
		STANDARD: JE	DEC	



### How to Reach Us:

**Home Page:** 

www.freescale.com

Web Support:

http://www.freescale.com/support

**USA/Europe or Locations Not Listed:** 

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009, 2015. All rights reserved.

Document Number: MC9S08SE8

Rev. 4 4/2015

