

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se4mrl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCU	Block Diagram		3.8	Internal Clock Source (ICS) Characteristics	20
2	Pin A	ssignments4		3.9	ADC Characteristics	2
3	Elect	rical Characteristics		3.10	AC Characteristics	2
	3.1	Parameter Classification			3.10.1 Control Timing	2
	3.2	Absolute Maximum Ratings			3.10.2 TPM/MTIM Module Timing	20
	3.3	Thermal Characteristics		3.11	Flash Specifications	2
	3.4	ESD Protection and Latch-Up Immunity	4	Orde	ring Information	2
	3.5	DC Characteristics		4.1	Package Information	28
	3.6	Supply Current Characteristics		4.2	Mechanical Drawings	28
	3.7	External Oscillator (XOSC) Characteristics 19			-	

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: freescale.com

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	10/8/2008	Initial public released.
2	1/16/2009	In Table 8, added the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–105 °C; changed the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–85 °C; changed the typical of $S2I_{DD}$ and $S3I_{DD}$; changed the $S23I_{DDRTI}$ to P.
3	4/7/2009	Added II _{OZTOT} I in the Table 7. Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} . Updated Table 9, Table 10, Table 11, and Table 12. Updated Figure 13 and Figure 14.
4	4/10/2015	Updated Table 9.

Related Documentation


Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08SE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08SE8 Series MCU Data Sheet, Rev. 4





Pins in **bold** are lost in the next lower pin count package.

Figure 2. MC9S08SE8 Series in 28-Pin PDIP/SOIC Package




Figure 3. MC9S08SE8 in 16-Pin TSSOP Package



6

Electrical Characteristics

3 Electrical Characteristics

This chapter contains electrical and timing specifications.

3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Table 3. Absolute Maximum Ratings

3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating		Symbol	Value	Unit	
Operating temperature range (T _A	T _L to T _H -40 to 85 -40 to 105 -40 to 125	°C		
Maximum junction temperature	T_JM	135	°C		
	28-pin SOIC		70		
Thermal resistance single-layer board	28-pin PDIP		68	°C/W	
	16-pin TSSOP	Δ	129		
	28-pin SOIC	$\theta_{\sf JA}$	48		
Thermal resistance four-layer board	28-pin PDIP		49	°C/W	
	16-pin TSSOP		85	1	

Table 4. Thermal Characteristics

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^{^{2}\,}$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



Table 7. DC Characteristics (continued)

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
5	Р	Output low current — Max total I _{OL} for all ports 5 V 3 V			_	100 60	mA
6	Р	Input high voltage; all digital inputs	V _{IH}	$0.65 \times V_{DD}$	_	_	V
7	Р	Input low voltage; all digital inputs	V_{IL}	_		$0.35 \times V_{DD}$	\ \
8	Р	Input hysteresis; all digital inputs	V _{hys}	$0.06 \times V_{DD}$	_	_	mV
9	С	Input leakage current; input only pins ²	II _{In} I	_	0.1	1	μΑ
10	Р	High impedance (off-state) leakage current ²	ll _{OZ} l	_	0.1	1	μΑ
11	С	Total leakage combined for all inputs and Hi-Z pins — All input only and I/O ²	II _{OZTOT} I	_	_	2	μА
12	Р	Internal pullup resistors ³	R _{PU}	20	45	65	kΩ
13	Р	Internal pulldown resistors ⁴	R_{PD}	20	45	65	kΩ
14	D	DC injection current ^{5, 6, 7} V _{IN} < V _{SS} , V _{IN} > V _{DD} Single pin limit Total MCU limit, includes sum of all stressed pins	I _{IC}	-0.2 -5	_ _	0.2 5	mA
15	С	Input capacitance; all non-supply pins	C _{In}	_	_	8	pF
16	С	RAM retention voltage	V_{RAM}	0.6	1.0	_	V
17	Р	POR re-arm voltage ⁸	V_{POR}	0.9	1.4	2.0	V
18	D	POR re-arm time	t _{POR}	10	_	_	μs
19	Р	Low-voltage detection threshold — high range ${\rm V_{DD}} \ {\rm falling} \\ {\rm V_{DD}} \ {\rm rising}$	V _{LVD1}	3.9 4.0	4.0 4.1	4.1 4.2	V
20	Р	Low-voltage detection threshold — low range ${\rm V_{DD}\ falling} \\ {\rm V_{DD}\ falling}$	V _{LVD0}	2.48 2.54	2.56 2.62	2.64 2.70	V
21	С	Low-voltage warning threshold — high range 1 V_{DD} falling V_{DD} rising	V _{LVW3}	4.5 4.6	4.6 4.7	4.7 4.8	V
22	Р	Low-voltage warning threshold — high range 0 V _{DD} falling V _{DD} rising	V _{LVW2}	4.2 4.3	4.3 4.4	4.4 4.5	V
23	Р	Low-voltage warning threshold low range 1 \$V_{DD}\$ falling \$V_{DD}\$ rising	V _{LVW1}	2.84 2.90	2.92 2.98	3.00 3.06	V
24	С	Low-voltage warning threshold — low range 0 $V_{DD} \ \text{falling} \\ V_{DD} \ \text{rising}$	V _{LVW0}	2.66 2.72	2.74 2.80	2.82 2.88	V

11



Table 7. DC Characteristics (continued)

Num	С	Parameter		Symbol	Min	Typical ¹	Max	Unit
05	+	Low-voltage inhibit reset/recover hysteresis	<i>E</i> V	V		100		m\/
25			5 V 3 V	V_{hys}	_	100 60	_	mV
26	Р	Bandgap voltage reference ⁹		V_{BG}	1.18	1.20	1.21	V

- Typical values are measured at 25 °C. Characterized, not tested.
- ² Measured with $V_{In} = V_{DD}$ or V_{SS} .
- ³ Measured with V_{In} = V_{SS}.
- ⁴ Measured with $V_{In} = V_{DD}$.
- All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.
- ⁶ Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁸ Maximum is highest voltage that POR is guaranteed.
- 9 Factory trimmed at $V_{DD} = 5.0 \text{ V}$, Temp = 25 $^{\circ}$ C.






Figure 4. Typical V_{OL} vs. I_{OL} for High Drive Enabled Pad (V_{DD} = 5 V)




Figure 5. Typical V_{OL} vs. I_{OL} for High Drive Enabled Pad ($V_{DD} = 3 \text{ V}$)






Figure 6. Typical V_{OL} vs. I_{OL} for Low Drive Enabled Pad ($V_{DD} = 5 \text{ V}$)




Figure 7. Typical V_{OL} vs. I_{OL} for Low Drive Enabled Pad (V_{DD} = 3 V)






Figure 10. Typical V_{OH} vs. I_{OH} for Low Drive Enabled Pad ($V_{DD} = 5 \text{ V}$)




Figure 11. Typical V_{OH} vs. I_{OH} for Low Drive Enabled Pad ($V_{DD} = 3 \text{ V}$)

3.6 Supply Current Characteristics

This section includes information about power supply current in various operating modes.



Table 8. Supply Current Characteristics

Num	С	Parameter	Symbol	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)
1	С	Run supply current measured at	RI _{DD}	5	2.4	2.72	mA	-40 to 125
		(CPU clock = 4 MHz, f _{Bus} = 2 MHz)		3	2.18	2.26		
2	Р	Run supply current ² measured at	RI _{DD}	5	6.35	7.29	mA	-40 to 125
_	ľ	(CPU clock = 20 MHz, f _{Bus} = 10 MHz)	טטייי	3	5.79	6.42	1117 (40 10 123
3	Р	Wait supply current ² measured at	WI _{DD}	5	1.4	1.56	mA	-40 to 125
	'	f _{Bus} = 2 MHz	WIDD	3	1.36	1.53	IIIA	-40 to 125
	В	P Stop2 mode supply current	S2I _{DD}	5	1.4	19 28 45.8	μА	-40 to 85 -40 to 105 -40 to 125
4				3	1.3	15 22 37.2	μΑ	-40 to 85 -40 to 105 -40 to 125
5	В	P Stop3 mode supply current	S3I _{DD}	5	1.61	23 43 76.1	μΑ	-40 to 85 -40 to 105 -40 to 125
5				3	1.44	19 38 66.4	μА	-40 to 85 -40 to 105 -40 to 125
6	Р	RTC adder to stop2 or stop3 ³	6331	5	300	500 500	nA	-40 to 85 -40 to 125
	'	HIC adder to stop2 or stop3	S23I _{DDRTI}	3	300	500 500	nA	-40 to 85 -40 to 125
7	С	IVD adder to stop? (IVDE - IVDSE - 1)	Cal	5	122	180	μΑ	-40 to 125
/		LVD adder to stop3 (LVDE = LVDSE = 1)	S3I _{DDLVD}	3	110	160	μΑ	-40 to 125
8	С	Adder to stop3 for oscillator enabled ⁴ (OSCSTEN =1)	S3I _{DDOSC}	5,3	5	8	μΑ	-40 to 125

Typical values are based on characterization data at 25 °C unless otherwise stated. See Figure 12 through Figure 13 for typical curves across voltage/temperature.

² All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

 $^{^3}$ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 220 μ A at 5 V with f_{Bus} = 1 MHz.

⁴ Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).



Table 9. Oscillator electrical specifications (Te	emperature Range = -40 to 125°C Ambient)
---	--

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
5	Т	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴	CSTL-LP CSTH-HGO CSTH-LP CSTH-HGO	_	200 400 5 15	_ _ _ _	ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f _{extal}	0.03125 0		20 20	MHz MHz

¹ Typical column was characterized at 5.0 V, 25 °C or is recommended value.




Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power

 $^{^{2}}$ The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

⁴ 4 MHz crystal.



3.8 Internal Clock Source (ICS) Characteristics

Table 10. ICS Frequency Specifications (Temperature Range = −40 to 85°C Ambient)

Num	С	Characteristic		Symbol	Min.	Typical ¹	Max.	Unit
1	Р	Average internal reference frequency at V _{DD} = 5 V and temperature = 25 °C		f _{int_t}	_	39.0625	_	kHz
2	Р	Internal reference frequency — user	trimmed	f _{int_ut}	31.25	_	39.06	kHz
3	Т	Internal reference start-up time		t _{IRST}	_	60	100	μs
4	D	DCO output frequency range — trimmed ²	Low range (DRS = 00)	f _{dco_t}	16	_	20	MHz
5	D	DCO output frequency ² Reference = 32768 Hz and DMX32 = 1		f _{dco_DMX32}	_	59.77	_	MHz
6	С	Resolution of trimmed DCO output frevoltage and temperature (using FTRI		$\Delta f_{dco_res_t}$	_	±0.1	±0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frevoltage and temperature (not using F		$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}
8	С	Total deviation of DCO output from trimmed frequency ³ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C		Δf_{dco_t}	_	-1.0 to 0.5 ±0.5	± 2 ± 1	%f _{dco}
10	С	FLL acquisition time ⁴		t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (interval) ⁵	averaged over 2-ms	C _{Jitter}	_	0.02	0.2	%f _{dco}

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This parameter is characterized and not tested on each device.

⁴ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.






Figure 17. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.9 ADC Characteristics

Table 11. 10-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V_{DDA}	2.7	_	5.5	V	
	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV _{SSA}	-100	0	100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}	_	3	5	kΩ	
Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ	External to MCU
	8-bit mode (all valid f _{ADCK})		_	_	10		
ADC conversion	High speed (ADLPC = 0)	f _{ADCK}	0.4	_	8.0	MHz	
clock frequency	Low power (ADLPC = 1)	ADCK	0.4	_	4.0	IVII IZ	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



- $^{1}~$ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- ² DC potential difference.




Figure 18. ADC Input Impedance Equivalency Diagram

Table 12. 10-Bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1		Т	I _{DDA}		133		μΑ	
Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1		Т	I _{DDA}		218		μΑ	
Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1		Т	I _{DDA}	_	327	_	μΑ	
Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		D	I _{DDA}	_	0.582	1	mA	
Supply Current	Stop, Reset, Module Off	D	I _{DDA}	_	0.011	1	μΑ	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 13. Control Timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	10	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μs
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive ³	t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ⁴	t _{MSH}	100	_	_	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁵	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	Pin interrupt pulse width Asynchronous path ² Synchronous path ⁵	t _{ILIH} , t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁶ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	40 75	_	ns
9	O	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	11 35	_	ns

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.




Figure 19. Reset Timing

MC9S08SE8 Series MCU Data Sheet, Rev. 4

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 $^{^{3}}$ When any reset is initiated, internal circuitry drives the reset pin (if enabled, RSTPE = 1) low for about 34 cycles of t_{cyc} .

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁵ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^{^6}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 °C to 125 °C.






Figure 20. IRQ/Pin Interrupt Timing

3.10.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	D	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cvc}

Table 14. TPM Input Timing




Figure 21. Timer External Clock




Figure 22. Timer Input Capture Pulse

MC9S08SE8 Series MCU Data Sheet, Rev. 4



3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section in the reference manual


Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase	V _{prog/erase}	2.7	_	5.5	V
2	D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
3	D	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz
4	D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μs
5	Р	Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}
6	Р	Byte program time (burst mode) ²	t _{Burst}	4			t _{Fcyc}
7	Р	Page erase time ²	t _{Page}	4000			t _{Fcyc}
8	Р	Mass erase time ²	t _{Mass}	20,000			t _{Fcyc}
9	С	Program/erase endurance ³ T_L to $T_H = -40$ °C to 125 °C $T = 25$ °C	n _{FLPE}	10,000	 100,000	_	cycles
10	С	Data retention ⁴	t _{D_ret}	15	100	_	years

Table 15. Flash Characteristics

4 Ordering Information

This chapter contains ordering information for the device numbering system.

Example of the device numbering system:



MC9S08SE8 Series MCU Data Sheet, Rev. 4

Freescale Semiconductor

27

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.



NOTES:

- POSITIONAL TOLERANCE OF LEADS, SHALL BE WITHIN 0.25 MM (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.
- A DIMENSION DOES NOT INCLUDE MOLD FLASH.
- 4. 710-01 OBSOLETE, NEW STD 710-02.
- 5. CONTROLLING DIMENSION: INCH

	IN	CH	MILL	_IMETER		INCH		MIL	LIMETER
DIM	MIN	MAX	MIN	MAX	DIM	MIN	MAX	MIN	MAX
А	1.435	1.465	36.45	37.21					
В	0.540	0.560	13.72	14.22					
С	0.155	0.200	3.94	5.08					
D	0.014	0.022	0.36	0.56					
F	0.040	0.060	1.02	1.52					
G	0.100	BSC	2.5	34 BSC					
Н	0.065	0.085	1.65	2.16					
J	0.008	0.015	0.20	0.38					
K	0.115	0.135	2.92	3.43					
L	0.600	BSC	15.2	24 BSC					
M	0*	15°	0.	15°					
N	0.020	0.040	0.51	1.02					
© Fi	© FREESCALE SEMICONDUCTOR, INC. MECHANICA			L OUTLINE PRINT VERSION		SION N	NOT TO SCALE		
TITLE:				DOCUMENT NO: 98ASB42390B			REV: D		
28 LD PDIP				CASE NUMBER: 710-02 24 M			24 MAY 2005		
					STANDARD: NON-JEDEC				


MC9S08SE8 Series MCU Data Sheet, Rev. 4

Freescale Semiconductor

31




Ordering Information




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICAL		L OUTLINE	PRINT VERSION NOT TO SCALE		
TITLE:	DOCUMENT NO	REV: B			
16 LD TSSOP, PITCH 0.6	CASE NUMBER: 948F-01 19 MAY 200				
	STANDARD: JE	DEC			

33







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	MECHANICAL OUTLINE PRINT VERSION N			
TITLE:	DOCUMENT NO	REV: B			
16 LD TSSOP, PITCH 0.	CASE NUMBER: 948F-01 19 MAY 2				
		STANDARD: JEDEC			

MC9S08SE8 Series MCU Data Sheet, Rev. 4