

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	508
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	28-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se8crl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Table of Contents**

1	MCU	Block Diagram		3.8	Internal Clock Source (ICS) Characteristics	20
2	Pin A	ssignments4		3.9	ADC Characteristics	2
3	Elect	rical Characteristics		3.10	AC Characteristics	2
	3.1	Parameter Classification			3.10.1 Control Timing	2
	3.2	Absolute Maximum Ratings			3.10.2 TPM/MTIM Module Timing	20
	3.3	Thermal Characteristics		3.11	Flash Specifications	2
	3.4	ESD Protection and Latch-Up Immunity	4	Orde	ring Information	2
	3.5	DC Characteristics		4.1	Package Information	28
	3.6	Supply Current Characteristics		4.2	Mechanical Drawings	28
	3.7	External Oscillator (XOSC) Characteristics 19			-	

# **Revision History**

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: freescale.com

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	10/8/2008	Initial public released.
2	1/16/2009	In Table 8, added the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–105 °C; changed the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–85 °C; changed the typical of $S2I_{DD}$ and $S3I_{DD}$ ; changed the $S23I_{DDRTI}$ to P.
3	4/7/2009	Added II <sub>OZTOT</sub> I in the Table 7. Changed V <sub>DDAD</sub> to V <sub>DDA</sub> , V <sub>SSAD</sub> to V <sub>SSA</sub> . Updated Table 9, Table 10, Table 11, and Table 12. Updated Figure 13 and Figure 14.
4	4/10/2015	Updated Table 9.

## **Related Documentation**

Find the most current versions of all documents at: http://www.freescale.com

#### Reference Manual (MC9S08SE8RM)


Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



# 1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08SE8 series MCUs.



Notes:

When PTA4 is configured as BKGD, pin is bi-directional.

For the 16-pin package: V<sub>SSA</sub>/V<sub>REFL</sub> and V<sub>DDA</sub>/V<sub>REFH</sub> are double bonded to V<sub>SS</sub> and V<sub>DD</sub> respectively.

Figure 1. MC9S08SE8 Series Block Diagram



6

**Electrical Characteristics** 

### 3 Electrical Characteristics

This chapter contains electrical and timing specifications.

### 3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 2. Parameter Classifications** 

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

#### NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

### 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pull-up resistor associated with the pin is enabled.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 5.8	V
Maximum current into V <sub>DD</sub>	I <sub>DD</sub>	120	mA
Digital input voltage	V <sub>In</sub>	$-0.3$ to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	I <sub>D</sub>	±25	mA
Storage temperature range	T <sub>stg</sub>	-55 to 150	°C

**Table 3. Absolute Maximum Ratings** 

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Rating	Symbol	Value	Unit		
Operating temperature range (	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to 85 -40 to 105 -40 to 125	°C		
Maximum junction temperature	$T_JM$	135	°C		
	28-pin SOIC		70		
Thermal resistance single-layer board	28-pin PDIP		68	°C/W	
	16-pin TSSOP	Δ	129		
	28-pin SOIC	$\theta_{\sf JA}$	48		
Thermal resistance four-layer board	28-pin PDIP		49	°C/W	
	16-pin TSSOP	1	85		

**Table 4. Thermal Characteristics** 

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V<sub>DD</sub>) and negative (V<sub>SS</sub>) clamp voltages, then use the larger of the two resistance values.

 $<sup>^{2}\,</sup>$  All functional non-supply pins are internally clamped to  $\rm V_{SS}$  and  $\rm V_{DD}.$ 

Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



The average chip-junction temperature (T<sub>I</sub>) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

Where:

 $T_A = Ambient temperature, °C$ 

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts — chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins — user-determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_{.1} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_\Delta + 273^{\circ}C) + \theta_{A\Delta} \times (P_D)^2$$
 Eqn. 3

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 5. ESD and Latch-up Test Conditions** 

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human body	Storage capacitance	С	100	pF
,	Number of pulses per pin	_	3	_
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	_	3	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Table 5. ESD and Latch-up Test Conditions (continued)

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit	_	-2.5	٧
Laterrup	Maximum input voltage limit	_	7.5	V

**Table 6. ESD and Latch-up Protection Characteristics** 

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	V <sub>HBM</sub>	±2000	_	V
2	Machine model (MM)	V <sub>MM</sub>	±200	_	V
3	Charge device model (CDM)	V <sub>CDM</sub>	±500	_	٧
4	Latch-up current at T <sub>A</sub> = 125 °C	I <sub>LAT</sub>	±100	_	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

### 3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 7. DC Characteristics** 

Num	С	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	_	Operating voltage	_	2.7		5.5	V
2	Р	Output high voltage — Low drive (PTxDSn = 0) $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.6 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -0.4 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 0 \text{ Output high voltage} \text{ — High drive (PTxDSn = 1)} $ $ 5 \text{ V, } I_{Load} = -10 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -3 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $	. V <sub>OH</sub>	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$			V
		3 V, I <sub>Load</sub> = -0.4 mA Output low voltage — Low drive (PTxDSn = 0)		V <sub>DD</sub> - 0.8		_	
		5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.6 mA 5 V, I <sub>Load</sub> = 0.4 mA 3 V, I <sub>Load</sub> = 0.24 mA	V	1.5 1.5 0.8 0.8		_ _ _	V
3	Р	Output low voltage — High drive (PTxDSn = 1) 5 V, I <sub>Load</sub> = 10 mA 3 V, I <sub>Load</sub> = 3 mA 5 V, I <sub>Load</sub> = 2 mA 3 V, I <sub>Load</sub> = 0.4 mA	. V <sub>OL</sub>	1.5 1.5 0.8 0.8		_ _ _ _	V
4	Р	Output high current — Max total I <sub>OH</sub> for all ports 5 V 3 V	I <sub>OHT</sub>		_ _	100 60	mA






Figure 10. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 5 \text{ V}$ )




Figure 11. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 3 \text{ V}$ )

# 3.6 Supply Current Characteristics

This section includes information about power supply current in various operating modes.



**Table 8. Supply Current Characteristics** 

Num	С	Parameter	Symbol	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max	Unit	Temp (°C)
1	С	Run supply current measured at	RI <sub>DD</sub>	5	2.4	2.72	mA	-40 to 125
		(CPU clock = 4 MHz, f <sub>Bus</sub> = 2 MHz)		3	2.18	2.26		
2	Р	Run supply current <sup>2</sup> measured at	RI <sub>DD</sub>	5	6.35	7.29	mA	-40 to 125
_	ľ	(CPU clock = 20 MHz, f <sub>Bus</sub> = 10 MHz)		3	5.79	6.42	1117 (	40 10 123
3	Р	Wait supply current <sup>2</sup> measured at	WI <sub>DD</sub>	5	1.4	1.56	mA	-40 to 125
	'	f <sub>Bus</sub> = 2 MHz	WIDD	3	1.36	1.53	IIIA	-40 to 125
4	P Stop2 mode supply current S2I <sub>DD</sub> –	5	1.4	19 28 45.8	μА	-40 to 85 -40 to 105 -40 to 125		
4		Stop2 mode supply current	S2I <sub>DD</sub>	3	1.3	15 22 37.2	μΑ	-40 to 85 -40 to 105 -40 to 125
5	В	P Stop3 mode supply current	001	5	1.61	23 43 76.1	μΑ	-40 to 85 -40 to 105 -40 to 125
5	500 <sub>DD</sub>		,,	S3I <sub>DD</sub>	3	1.44	19 38 66.4	μА
6	Р	RTC adder to stop2 or stop3 <sup>3</sup>	6331	5	300	500 500	nA	-40 to 85 -40 to 125
	'	TITO adder to stope or stopo	S23I <sub>DDRTI</sub>	3	300	500 500	nA	-40 to 85 -40 to 125
7	С	IVD adder to stop? (IVDE - IVDSE - 1)	Cal	5	122	180	μΑ	-40 to 125
/		LVD adder to stop3 (LVDE = LVDSE = 1)	S3I <sub>DDLVD</sub>	3	110	160	μΑ	-40 to 125
8	С	Adder to stop3 for oscillator enabled <sup>4</sup> (OSCSTEN =1)	S3I <sub>DDOSC</sub>	5,3	5	8	μΑ	-40 to 125

Typical values are based on characterization data at 25 °C unless otherwise stated. See Figure 12 through Figure 13 for typical curves across voltage/temperature.

<sup>&</sup>lt;sup>2</sup> All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

 $<sup>^3</sup>$  Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 220  $\mu$ A at 5 V with f<sub>Bus</sub> = 1 MHz.

<sup>&</sup>lt;sup>4</sup> Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).






Figure 12. Typical Run  $I_{DD}$  Curves




Figure 13. Typical Stop2  $I_{DD}$  Curves

MC9S08SE8 Series MCU Data Sheet, Rev. 4




Figure 14. Typical Stop3  $I_{DD}$  Curves

# 3.7 External Oscillator (XOSC) Characteristics

**Table 9. Oscillator electrical specifications (Temperature Range = −40 to 125°C Ambient)** 

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) <sup>2</sup> High range (RANGE = 1), low power (HGO = 0) <sup>2</sup>	f <sub>lo</sub> f <sub>hi-hgo</sub> f <sub>hi-lp</sub>	32 1 1		38.4 16 8	kHz MHz MHz
2		Load capacitors	C <sub>1,</sub> C <sub>2</sub>		crystal or turer's rec		
3	_	Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz)	R <sub>F</sub>		10 1	_ _	МΩ
4	_	Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0)	- R <sub>S</sub>	_ _ _	0 100 0	_ _ _	kΩ
4		High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	1 115	_ _ _	0 0 0	0 10 20	, V75



Table 9. Oscillator electrical specifications (Te	emperature Range = -40 to 125°C Ambient)
---	--

Num	С	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
5	Т	Crystal start-up time <sup>3</sup> Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup> High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	CSTL-LP CSTH-HGO CSTH-LP CSTH-HGO	_	200 400 5 15	_ _ _ _	ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode  FBELP mode	f <sub>extal</sub>	0.03125 0	_	20 20	MHz MHz

<sup>&</sup>lt;sup>1</sup> Typical column was characterized at 5.0 V, 25 °C or is recommended value.




Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power

 $<sup>^{2}</sup>$  The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

<sup>&</sup>lt;sup>4</sup> 4 MHz crystal.






Figure 17. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

### 3.9 ADC Characteristics

**Table 11. 10-Bit ADC Operating Conditions** 

Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDA}$	2.7	_	5.5	V	
Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> ) <sup>2</sup>	$\Delta V_{DDA}$	-100	0	100	mV	
Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> ) <sup>2</sup>	ΔV <sub>SSA</sub>	-100	0	100	mV	
Input voltage		V <sub>ADIN</sub>	V <sub>REFL</sub>	_	V <sub>REFH</sub>	V	
Input capacitance		C <sub>ADIN</sub>	_	4.5	5.5	pF	
Input resistance		R <sub>ADIN</sub>	_	3	5	kΩ	
Analog source resistance	10-bit mode f <sub>ADCK</sub> > 4MHz f <sub>ADCK</sub> < 4MHz	R <sub>AS</sub>			5 10	kΩ	External to MCU
	8-bit mode (all valid f <sub>ADCK</sub> )		_	_	10		
ADC conversion	High speed (ADLPC = 0)	f <sub>ADCK</sub>	0.4	_	8.0	MHz	
clock frequency	Low power (ADLPC = 1)	ADCK	0.4	_	4.0	IVII IZ	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment	
ADC	High Speed (ADLPC = 0)	1		2	3.3	5		t <sub>ADACK</sub> =	
Asynchronous Clock Source	Low Power (ADLPC = 1)	D	f <sub>ADACK</sub>	1.25	2	3.3	MHz	1/f <sub>ADACK</sub>	
Conversion Time (Including sample time)	Short Sample (ADLSMP = 0)	D	t <sub>ADC</sub>	_	20	_	ADCK	See SE8	
	Long Sample (ADLSMP = 1)			_	40	_	cycles	reference manual for	
Sample Time	Short Sample (ADLSMP = 0)	D	t <sub>ADS</sub>	-	3.5	_	ADCK cycles	conversion time variances	
	Long Sample (ADLSMP = 1)			1	23.5	1	Cycles		
Temp Sensor	-40°C- 25°C	D	m	1	3.266	1	mV/°C		
Slope	25°C– 125°C	ם		1	3.638	1	IIIV/ C		
Temp Sensor Voltage	25°C	D	V <sub>TEMP25</sub>		1.396		mV		
Characteristics	for 28-pin packages only								
Total	10-bit mode	Р	_	_	±1	±2.5	LSB <sup>3</sup>	Includes	
Unadjusted Error	8-bit mode	Р	E <sub>TUE</sub>	_	±0.5	±1.0	LOD	quantization	
Differential	10-bit mode <sup>2</sup>	Р	- DNL -	_	±0.5	±1.0	- LSB <sup>3</sup>		
Non-Linearity	8-bit mode <sup>3</sup>	Р		_	±0.3	±0.5	LOD		
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	- LSB <sup>3</sup>		
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LOD		
Zero-Scale	10-bit mode	Р	E .	_	±0.5	±1.5	LSB <sup>3</sup>	V <sub>ADIN</sub> = V <sub>SSA</sub>	
Error	8-bit mode	Р	- E <sub>ZS</sub>		±0.5	±0.5	LOD	VADIN = VSSA	
Full-Scale	10-bit mode	Τ	F	1	±0.5	±1	- LSB <sup>3</sup>	$V_{ADIN} = V_{DDA}$	
Error	8-bit mode	Т	E <sub>FS</sub>	_	±0.5	±0.5	LOD	VADIN = VDDA	
Quantization	10-bit mode	D	F-	1	_	±0.5	- LSB <sup>3</sup>		
Error	8-bit mode	ם	EQ	1	_	±0.5	LOD		
Input Leakage	10-bit mode	D	E <sub>IL</sub>	_	±0.2	±2.5	- LSB <sup>3</sup>	Padleakage <sup>4</sup> *	
Error	8-bit mode		⊢IL 		±0.1	±1		R <sub>AS</sub>	
Characteristics	for 16-pin package only								
Total	10-bit mode	Р	_	_	±1.5	±3.5	1.053	Includes	
Unadjusted Error	8-bit mode	Р	E <sub>TUE</sub>	_	±0.7	±1.5	LSB <sup>3</sup>	quantization	



Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Characteristic	Conditions	С	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Differential	10-bit mode <sup>3</sup>	Р	DNL	_	±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode <sup>3</sup>	Р	DINL	_	±0.3	±0.5	LOD	
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	LSB <sup>3</sup>	
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LOD	
Zero-Scale	10-bit mode	Р	Е.	_	±1.5	±2.1	LSB <sup>3</sup>	V V
Error	8-bit mode	Р	E <sub>ZS</sub>	_	±0.5	±0.7	LOD	$V_{ADIN} = V_{SSA}$
Full-Scale	10-bit mode	Т	E <sub>FS</sub>	_	±1	±1.5	LSB <sup>3</sup>	V - V
Error	8-bit mode	Т		_	±0.5	±0.5	LOD	$V_{ADIN} = V_{DDA}$
Quantization	10-bit mode	D	Е	_	_	±0.5	LSB <sup>3</sup>	
Error	8-bit mode		EQ	_	_	±0.5	LOD	
Input Leakage Error	10-bit mode	D	E	_	±0.2	±2.5	LSB <sup>3</sup>	Padleakage <sup>4</sup> *
	8-bit mode	1 0	E <sub>IL</sub>	_	±0.1	±1	LOD	R <sub>AS</sub>

<sup>&</sup>lt;sup>1</sup> Typical values assume V<sub>DDA</sub> = 5.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>&</sup>lt;sup>2</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>&</sup>lt;sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$ 

<sup>&</sup>lt;sup>4</sup> Based on input pad leakage current. Refer to pad electricals.



### 3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 3.10.1 Control Timing

**Table 13. Control Timing** 

Num	С	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )	f <sub>Bus</sub>	DC	_	10	MHz
2	D	Internal low power oscillator period	t <sub>LPO</sub>	700	_	1300	μs
3	D	External reset pulse width <sup>2</sup>	t <sub>extrst</sub>	100	_		ns
4	D	Reset low drive <sup>3</sup>	t <sub>rstdrv</sub>	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t <sub>MSSU</sub>	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>4</sup>	t <sub>MSH</sub>	100	_	_	μs
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>5</sup>	t <sub>ILIH,</sub> t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
8	D	Pin interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>5</sup>	t <sub>ILIH</sub> , t <sub>IHIL</sub>	100 1.5 × t <sub>cyc</sub>	_	_	ns
9	С	Port rise and fall time —  Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0)  Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	40 75	_	ns
9	O	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t <sub>Rise</sub> , t <sub>Fall</sub>	_	11 35	_	ns

<sup>&</sup>lt;sup>1</sup> Typical values are based on characterization data at V<sub>DD</sub> = 5.0 V, 25 °C unless otherwise stated.




Figure 19. Reset Timing

MC9S08SE8 Series MCU Data Sheet, Rev. 4

<sup>&</sup>lt;sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 $<sup>^{3}</sup>$  When any reset is initiated, internal circuitry drives the reset pin (if enabled, RSTPE = 1) low for about 34 cycles of  $t_{cyc}$ .

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t<sub>MSH</sub> after V<sub>DD</sub> rises above V<sub>LVD</sub>.

<sup>&</sup>lt;sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $<sup>^6</sup>$  Timing is shown with respect to 20%  $\rm V_{DD}$  and 80%  $\rm V_{DD}$  levels. Temperature range –40 °C to 125 °C.






Figure 20. IRQ/Pin Interrupt Timing

# 3.10.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f <sub>TPMext</sub>	DC	f <sub>Bus</sub> /4	MHz
2	D	External clock period	t <sub>TPMext</sub>	4	_	t <sub>cyc</sub>
3	D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
4	D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
5	D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cvc</sub>

**Table 14. TPM Input Timing** 




Figure 21. Timer External Clock




Figure 22. Timer Input Capture Pulse

MC9S08SE8 Series MCU Data Sheet, Rev. 4



## 3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section in the reference manual


Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase	V <sub>prog/erase</sub>	2.7	_	5.5	V
2	D	Supply voltage for read operation	V <sub>Read</sub>	2.7	_	5.5	V
3	D	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	_	200	kHz
4	D	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	_	6.67	μs
5	Р	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>	9			t <sub>Fcyc</sub>
6	Р	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>	4			t <sub>Fcyc</sub>
7	Р	Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>
8	Р	Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>
9	С	Program/erase endurance <sup>3</sup> $T_L$ to $T_H = -40$ °C to 125 °C $T = 25$ °C	n <sub>FLPE</sub>	10,000	 100,000	_	cycles
10	С	Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100	_	years

Table 15. Flash Characteristics

# 4 Ordering Information

This chapter contains ordering information for the device numbering system.

Example of the device numbering system:



MC9S08SE8 Series MCU Data Sheet, Rev. 4

Freescale Semiconductor

27


The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD	)Y.	DOCUMENT NO	): 98ASB42345B	REV: G
28 LEAD	· ·			10 MAR 2005
CASEOUTLINE		STANDARD: MS	S-013AE	




### **Ordering Information**




© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NO	OT TO SCALE	
TITLE: SOIC, WIDE BOD	)Y.	DOCUMENT NO	: 98ASB42345B	REV: G
28 LEAD	· · <b>,</b>	CASE NUMBER	: 751F-05	10 MAR 2005
CASEOUTLINE		STANDARD:	MS-013AE	

33







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE		
TITLE:		DOCUMENT NO	]: 98ASH70247A	REV: B		
16 LD TSSOP, PITCH 0.	65MM	CASE NUMBER: 948F-01 19 MAY 2009				
		STANDARD: JE	DEC			

MC9S08SE8 Series MCU Data Sheet, Rev. 4