



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | S08 |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | LINbus, SCI |
| Peripherals | LVD, POR, PWM |
| Number of I/O | 24 |
| Program Memory Size | 8KB (8K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 10x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se8cwl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| 1 | MCU | Block Diagram |
|---|-------|--|
| 2 | Pin A | ssignments4 |
| 3 | Elect | rical Characteristics |
| | 3.1 | Parameter Classification |
| | 3.2 | Absolute Maximum Ratings6 |
| | 3.3 | Thermal Characteristics |
| | 3.4 | ESD Protection and Latch-Up Immunity |
| | 3.5 | DC Characteristics |
| | 3.6 | Supply Current Characteristics |
| | 3.7 | External Oscillator (XOSC) Characteristics |

| | 3.8 | Internal Clock Source (ICS) Characteristics 20 |
|---|------|--|
| | 3.9 | ADC Characteristics |
| | 3.10 | AC Characteristics |
| | | 3.10.1 Control Timing |
| | | 3.10.2 TPM/MTIM Module Timing |
| | 3.11 | Flash Specifications |
| 4 | Orde | ring Information |
| | 4.1 | Package Information 28 |
| | 4.2 | Mechanical Drawings |

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: freescale.com

The following revision history table summarizes changes contained in this document.

| Revision | Date | Description of Changes |
|----------|-----------|---|
| 1 | 10/8/2008 | Initial public released. |
| 2 | 1/16/2009 | In Table 8, added the Max. of S2I _{DD} and S3I _{DD} in 0–105 °C; changed the Max. of S2I _{DD} and S3I _{DD} in 0–85 °C; changed the typical of S2I _{DD} and S3I _{DD} ; changed the S23I _{DDRTI} to P. |
| 3 | 4/7/2009 | Added $II_{OZTOT}I$ in the Table 7. Changed V_{DDAD} to V_{DDA} , V_{SSAD} to V_{SSA} . Updated Table 9, Table 10, Table 11, and Table 12. Updated Figure 13 and Figure 14. |
| 4 | 4/10/2015 | Updated Table 9. |

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08SE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



1 MCU Block Diagram

The block diagram, Figure 1, shows the structure of the MC9S08SE8 series MCUs.



pins not available on 16-pin package

Notes:

When PTA4 is configured as BKGD, pin is bi-directional.

For the 16-pin package: V_{SSA}/V_{REFL} and V_{DDA}/V_{REFH} are double bonded to V_{SS} and V_{DD} respectively.





Pin Assignments

2 Pin Assignments

This chapter shows the pin assignments in the packages available for the MC9S08SE8 series.

Table 1. Pin Availability by Package Pin-Count

| Pin Nu (Packa | mber age) | <- | - Lowest Pri | ority> Hig | hest |
|-------------------|---------------|----------|--------------|----------------------|-------------------|
| 28 (SOIC/PDIP) | 16 (TSSOP) | Port Pin | Alt 1 | Alt 2 | Alt 3 |
| 1 | — | PTC5 | | | |
| 2 | — | PTC4 | | | |
| 3 | 1 | PTA5 | IRQ | TCLK | RESET |
| 4 | 2 | PTA4 | | BKGD | MS |
| 5 | 3 | | | | V _{DD} |
| 6 | — | | | V _{DDA} | V _{REFH} |
| 7 | — | | | V _{SSA} | V _{REFL} |
| 8 | 4 | | | | V _{SS} |
| 9 | 5 | PTB7 | EXTAL | | |
| 10 | 6 | PTB6 | XTAL | | |
| 11 | 7 | PTB5 | | | |
| 12 | 8 | PTB4 | | TPM2CH0 | |
| 13 | — | PTC3 | | | |
| 14 | — | PTC2 | | | |
| 15 | — | PTC1 | | | |
| 16 | — | PTC0 | | | |
| 17 | 9 | PTB3 | KBIP7 | | ADP9 |
| 18 | 10 | PTB2 | KBIP6 | | ADP8 |
| 19 | 11 | PTB1 | KBIP5 | TxD | ADP7 |
| 20 | 12 | PTB0 | KBIP4 | RxD | ADP6 |
| 21 | — | PTA7 | | TPM1CH1 ¹ | ADP5 |
| 22 | — | PTA6 | | TPM1CH0 ¹ | ADP4 |
| 23 | 13 | PTA3 | KBIP3 | | ADP3 |
| 24 | 14 | PTA2 | KBIP2 | | ADP2 |
| 25 | 15 | PTA1 | KBIP1 | TPM1CH1 ¹ | ADP1 |
| 26 | 16 | PTA0 | KBIP0 | TPM1CH0 ¹ | ADP0 |
| 27 | | PTC7 | | | |
| 28 | | PTC6 | | | |

¹ TPM1 pins can be remapped to PTA7, PTA6 and PTA1,PTA0



3 Electrical Characteristics

This chapter contains electrical and timing specifications.

3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

| Table 2. | Parameter | Classifications |
|----------|-----------|-----------------|
|----------|-----------|-----------------|

| Р | Those parameters are guaranteed during production testing on each individual device. |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| Т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.



| Rating | Symbol | Value | Unit |
|---|------------------|-------------------------------|------|
| Supply voltage | V _{DD} | -0.3 to 5.8 | V |
| Maximum current into V _{DD} | I _{DD} | 120 | mA |
| Digital input voltage | V _{In} | -0.3 to V _{DD} + 0.3 | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | ۱ _D | ±25 | mA |
| Storage temperature range | T _{stg} | –55 to 150 | °C |

Table 3. Absolute Maximum Ratings

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2\,$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD}

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

| Rating | Symbol | Value | Unit | | |
|---|----------------|---|------|------|--|
| Operating temperature range (| T _A | T _L to T _H -40 to 85 -40 to 105 -40 to 125 | °C | | |
| Maximum junction temperature |) | Т _{ЈМ} | 135 | °C | |
| - , , , , | 28-pin SOIC | | 70 | | |
| I nermal resistance single-laver board | 28-pin PDIP | | 68 | °C/W | |
| | 16-pin TSSOP | Α., | 129 | | |
| - | 28-pin SOIC | ٥JA | 48 | | |
| I hermal resistance four-layer board | 28-pin PDIP | | 49 | °C/W | |
| | 16-pin TSSOP | | 85 | | |

| Table 4. | Thermal | Characteristics |
|----------|---------|-----------------|
|----------|---------|-----------------|



The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

Where:

 $\begin{array}{l} T_{A} = \text{Ambient temperature, }^{\circ}\text{C} \\ \theta_{JA} = \text{Package thermal resistance, junction-to-ambient, }^{\circ}\text{C/W} \\ P_{D} = P_{int} + P_{I/O} \\ P_{int} = I_{DD} \times V_{DD}, \text{Watts } - \text{chip internal power} \\ P_{I/O} = \text{Power dissipation on input and output pins } - \text{user-determined} \end{array}$

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2 \qquad Eqn. 3$$

Where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

| Model | Description | Symbol | Value | Unit |
|---------------|--------------------------|--------|-------|------|
| Human body | Series resistance | R1 | 1500 | Ω |
| | Storage capacitance | С | 100 | pF |
| | Number of pulses per pin | — | 3 | _ |
| Machine | Series resistance | R1 | 0 | Ω |
| | Storage capacitance | С | 200 | pF |
| | Number of pulses per pin | — | 3 | — |

Table 5. ESD and Latch-up Test Conditions



| Num | С | Parameter | | Symbol | Min | Typical ¹ | Max | Unit |
|-----|---|--|------------|------------------|------|----------------------|------|------|
| 25 | т | Low-voltage inhibit reset/recover hysteresis | 5 V 3 V | V _{hys} | _ | 100 60 | _ | mV |
| 26 | Ρ | Bandgap voltage reference ⁹ | | V _{BG} | 1.18 | 1.20 | 1.21 | V |

Table 7. DC Characteristics (continued)

¹ Typical values are measured at 25 °C. Characterized, not tested.

² Measured with $V_{In} = V_{DD}$ or V_{SS} .

- ³ Measured with V_{In} = V_{SS}.
- ⁴ Measured with $V_{In} = V_{DD}$.

⁵ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} .

- ⁶ Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- ⁷ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁸ Maximum is highest voltage that POR is guaranteed.
- ⁹ Factory trimmed at V_{DD} = 5.0 V, Temp = 25 °C.





Figure 6. Typical V_{OL} vs. I_{OL} for Low Drive Enabled Pad (V_{DD} = 5 V)



Figure 7. Typical V_{OL} vs. I_{OL} for Low Drive Enabled Pad (V_{DD} = 3 V)





Figure 8. Typical V_{OH} vs. I_{OH} for High Drive Enabled Pad (V_{DD} = 5 V)



Figure 9. Typical V_{OH} vs. I_{OH} for High Drive Enabled Pad (V_{DD} = 3 V)

| Num | с | Parameter | Symbol | V _{DD} (V) | Typical ¹ | Max | Unit | Тетр (°С) |
|-----|---|---|----------------------|------------------------|----------------------|------------------|------|---------------------------------------|
| 1 | с | Run supply current ² measured at (CPU clock = 4 MHz fp., = 2 MHz) | RI _{DD} | 5 | 2.4 | 2.72 | mA | -40 to 125 |
| | | 2 | | 3 | 2.10 | 2.20 | | |
| 2 | Р | Run supply current measured at | RIDD | 5 | 6.35 | 7.29 | mA | -40 to 125 |
| | | | | 3 | 5.79 | 6.42 | | |
| 3 | Р | Wait supply current ² measured at | | 5 | 1.4 | 1.56 | mA | -40 to 125 |
| Ũ | • | f _{Bus} = 2 MHz | | 3 | 1.36 | 1.53 | | 10 10 120 |
| | | Stop2 mode supply surrant | 601 | 5 | 1.4 | 19 28 45.8 | μA | -40 to 85 -40 to 105 -40 to 125 |
| 4 | Г | | - DD | 3 | 1.3 | 15 22 37.2 | μA | -40 to 85 -40 to 105 -40 to 125 |
| E | Р | P Stop3 mode supply current | S3I _{DD} | 5 | 1.61 | 23 43 76.1 | μA | -40 to 85 -40 to 105 -40 to 125 |
| 5 | Г | | | 3 | 1.44 | 19 38 66.4 | μA | -40 to 85 -40 to 105 -40 to 125 |
| 6 | Р | BTC adder to stop2 or stop3 ³ | 6031 | 5 | 300 | 500 500 | nA | -40 to 85 -40 to 125 |
| 0 | Г | RTC adder to stop2 or stop3° | DDRTI | 3 | 300 | 500 500 | nA | -40 to 85 -40 to 125 |
| | | | 001 | 5 | 122 | 180 | μΑ | -40 to 125 |
| / | | LVD adder to stop3 (LVDE = LVDSE = 1) | 531 _{DDLVD} | 3 | 110 | 160 | μA | -40 to 125 |
| 8 | С | Adder to stop3 for oscillator enabled ⁴ (OSCSTEN =1) | S3I _{DDOSC} | 5,3 | 5 | 8 | μA | -40 to 125 |

Table 8. Supply Current Characteristics

¹ Typical values are based on characterization data at 25 °C unless otherwise stated. See Figure 12 through Figure 13 for typical curves across voltage/temperature.

² All modules except ADC active, ICS configured for FBE, and does not include any dc loads on port pins.

³ Most customers are expected to find that auto-wakeup from stop2 or stop3 can be used instead of the higher current wait mode. Wait mode typical is 220 μ A at 5 V with f_{Bus} = 1 MHz.

⁴ Values given under the following conditions: low range operation (RANGE = 0) with a 32.768 kHz crystal and low power mode (HGO = 0).





Figure 14. Typical Stop3 I_{DD} Curves

3.7 External Oscillator (XOSC) Characteristics

| Table 9. Oscillator e | lectrical specifications | (Temperature Range = | -40 to 125°C Ambient) |
|-----------------------|--------------------------|------------------------------------|-----------------------|
| | | (i o i i poi a cai o i i a i go = | |

| Num | С | Characteristic | Symbol | Min. | Typical ¹ | Max. | Unit |
|-----|---|---|--|--|----------------------|-----------------|-------------------|
| 1 | С | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) ² High range (RANGE = 1), low power (HGO = 0) ² | f _{lo} f _{hi-hgo} f _{hi-lp} | 32 1 1 | | 38.4 16 8 | kHz MHz MHz |
| 2 | | Load capacitors | C _{1,} C ₂ | See crystal or resonator manufacturer's recommendation | | | or dation |
| 3 | | Feedback resistor Low range (32 kHz to 100 kHz) High range (1 MHz to 16 MHz) | R _F | | 10 1 | | MΩ |
| S | | Series resistor Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) | Bo | | 0 100 0 | | kO |
| 4 | | High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz | | | 0 0 0 | 0 10 20 | KΩ |



| Num | С | Characteristic | Symbol | Min. | Typical ¹ | Max. | Unit |
|-----|---|--|---|--------------|-----------------------|----------|------------|
| 5 | т | Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴ | t CSTL-LP CSTH-HGO t CSTH-LP t CSTH-HGO | | 200 400 5 15 | | ms |
| 6 | т | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode ² FBELP mode | f _{extal} | 0.03125 0 | _ | 20 20 | MHz MHz |

Table 9. Oscillator electrical specifications (Temperature Range = -40 to 125°C Ambient)

 $^1\,$ Typical column was characterized at 5.0 V, 25 $^\circ C$ or is recommended value.

² The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

⁴ 4 MHz crystal.



Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain



Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power



3.8 Internal Clock Source (ICS) Characteristics

| Num | С | Characteristic | | Symbol | Min. | Typical ¹ | Max. | Unit |
|-----|---|--|---|--------------------------|---------|----------------------|-------------------|-------------------|
| 1 | Ρ | Average internal reference frequency at V _{DD} = 5 V and temperature = 25 °C | f _{int_t} | _ | 39.0625 | _ | kHz | |
| 2 | Ρ | Internal reference frequency — user t | rimmed | f _{int_ut} | 31.25 | — | 39.06 | kHz |
| 3 | Т | Internal reference start-up time | | t _{IRST} | _ | 60 | 100 | μs |
| 4 | D | DCO output frequency range — trimmed ² | Low range (DRS = 00) | f _{dco_t} | 16 | _ | 20 | MHz |
| 5 | D | DCO output frequency ² Reference = 32768 Hz and DMX32 = | CO output frequency ² eference = 32768 Hz and DMX32 = 1 | | | 59.77 | _ | MHz |
| 6 | С | Resolution of trimmed DCO output fre voltage and temperature (using FTRI | $\Delta f_{dco_res_t}$ | _ | ±0.1 | ±0.2 | %f _{dco} | |
| 7 | С | Resolution of trimmed DCO output fre voltage and temperature (not using F | equency at fixed TRIM) | $\Delta f_{dco_res_t}$ | _ | ± 0.2 | ±0.4 | %f _{dco} |
| 8 | с | Total deviation of DCO output from trimmed frequency ³ Over full voltage and temperature range Over fixed voltage and temperature range of 0 to 70 °C | | Δf_{dco_t} | _ | −1.0 to 0.5 ±0.5 | ±2 ±1 | %f _{dco} |
| 10 | С | FLL acquisition time ⁴ | | t _{Acquire} | _ | — | 1 | ms |
| 11 | С | Long term jitter of DCO output clock (interval) ⁵ | averaged over 2-ms | C _{Jitter} | _ | 0.02 | 0.2 | %f _{dco} |

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This parameter is characterized and not tested on each device.

⁴ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

 5 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.





Figure 17. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.9 ADC Characteristics

| Characteristic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|-----------------------------|---|-------------------|-------------------|------------------|-------------------|------|--------------------|
| Supply voltage | Absolute | V _{DDA} | 2.7 | _ | 5.5 | V | |
| Supply voltage | Delta to $V_{DD} (V_{DD} - V_{DDA})^2$ | ΔV_{DDA} | -100 | 0 | 100 | mV | |
| Ground voltage | Delta to $V_{SS} (V_{SS} - V_{SSA})^2$ | ΔV_{SSA} | -100 | 0 | 100 | mV | |
| Input voltage | | V _{ADIN} | V _{REFL} | | V _{REFH} | V | |
| Input capacitance | | C _{ADIN} | _ | 4.5 | 5.5 | pF | |
| Input resistance | | R _{ADIN} | — | 3 | 5 | kΩ | |
| Analog source resistance | 10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz | R _{AS} | | | 5 10 | kΩ | External to MCU |
| | 8-bit mode (all valid f _{ADCK}) | | — | — | 10 | | |
| ADC conversion | High speed (ADLPC = 0) | f | 0.4 | _ | 8.0 | МНт | |
| clock frequency | Low power (ADLPC = 1) | 'ADCK | 0.4 | _ | 4.0 | | |

Table 11. 10-Bit ADC Operating Conditions

- ¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- ² DC potential difference.



Figure 18. ADC Input Impedance Equivalency Diagram

| Characteristic | Conditions | С | Symb | Min | Typ ¹ | Max | Unit | Comment |
|---|-------------------------|---|------------------|-----|------------------|-----|------|---------|
| Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1 | | т | I _{DDA} | | 133 | | μΑ | |
| Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1 | | т | I _{DDA} | _ | 218 | _ | μΑ | |
| Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1 | | т | I _{DDA} | _ | 327 | _ | μΑ | |
| Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1 | | D | I _{DDA} | | 0.582 | 1 | mA | |
| Supply Current | Stop, Reset, Module Off | D | I _{DDA} | _ | 0.011 | 1 | μA | |

| Table 12. 10-Bit AD | C Characteristics | (V _{REFH} = | V _{DDA} , | V _{REFL} : | = V _{SSA}) |
|---------------------|-------------------|----------------------|--------------------|---------------------|----------------------|
|---------------------|-------------------|----------------------|--------------------|---------------------|----------------------|



| Characteristic | Conditions | С | Symb | Min | Typ ¹ | Max | Unit | Comment | |
|----------------|--------------------------|---|------|-----|------------------|------|-------|----------------------------|--|
| Differential | 10-bit mode ³ | Р | | _ | ±0.5 | ±1.0 | 1003 | | |
| Non-Linearity | 8-bit mode ³ | Р | | _ | ±0.3 | ±0.5 | LOD | | |
| Integral | 10-bit mode | Т | INI | — | ±0.5 | ±1.0 | 1003 | | |
| Non-Linearity | 8-bit mode | Т | | _ | ±0.3 | ±0.5 | LOD | | |
| Zero-Scale | 10-bit mode | Р | Ezo | — | ±1.5 | ±2.1 | 1003 | $V_{ADIN} = V_{SSA}$ | |
| Error | 8-bit mode | Р | ⊢zs | — | ±0.5 | ±0.7 | LOD | | |
| Full-Scale | 10-bit mode | Т | E | _ | ±1 | ±1.5 | 1 GB3 | $V_{ADIN} = V_{DDA}$ | |
| Error | 8-bit mode | Т | FS | — | ±0.5 | ±0.5 | LSB | | |
| Quantization | 10-bit mode | П | E. | — | — | ±0.5 | 1 GB3 | | |
| Error | 8-bit mode | | LQ | _ | — | ±0.5 | LOD | | |
| Input Leakage | 10-bit mode | | E. | _ | ±0.2 | ±2.5 | 1 GB3 | Pad leakage ⁴ * | |
| Error | 8-bit mode | | | _ | ±0.1 | ±1 | 100 | R _{AS} | |

Table 12. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

³ 1 LSB = $(V_{\text{REFH}} - V_{\text{REFL}})/2^N$

⁴ Based on input pad leakage current. Refer to pad electricals.



Ordering Information



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | LOUTLINE | PRINT VERSION NO | DT TO SCALE | |
|---|---------------------------------|------------|------------------|-------------|--|
| TITLE: SOIC, WIDE BOD | DOCUMENT NO: 98ASB42345B REV: G | | | | |
| 28 LEAD | CASE NUMBER | R: 751F-05 | 10 MAR 2005 | | |
| CASEOUTLINE | | STANDARD: | MS-013AE | | |

MC9S08SE8 Series MCU Data Sheet, Rev. 4



NOTES:

- POSITIONAL TOLERANCE OF LEADS, SHALL BE WITHIN 0.25 MM (0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- DIMENSION TO CENTER OF LEADS WHEN FORMED PARALLEL.
- $\boxed{3}$ dimension does not include mold flash.
- 4. 710-01 OBSOLETE, NEW STD 710-02.
- 5. CONTROLLING DIMENSION: INCH

| | IN | ICH | MIL | LIMETER | | | INCH | MIL | LIMETER |
|------------|--------------|-----------------------------|-------|------------------------------|--------------------------|------|-----------|-------------|-------------|
| DIM | MIN | МАХ | MIN | MAX | DIM | MIN | MAX | MIN | МАХ |
| А | 1.435 | 1.465 | 36.45 | 37.21 | | | | | |
| В | 0.540 | 0.560 | 13.72 | 14.22 | | | | | |
| С | 0.155 | 0.200 | 3.94 | 5.08 | | | | | |
| D | 0.014 | 0.022 | 0.36 | 0.56 | | | | | |
| F | 0.040 | 0.060 | 1.02 | 1.52 | | | | | |
| G | 0.100 | BSC | 2.5 | 54 BSC | | | | | |
| н | 0.065 | 0.085 | 1.65 | 2.16 | | | | | |
| J | 0.008 | 0.015 | 0.20 | 0.38 | | | | | |
| К | 0.115 | 0.135 | 2.92 | 3.43 | | | | | |
| L | 0.600 | BSC | 15. | 24 BSC | | | | | |
| М | 0° | 15° | 0° | 15° | | | | | |
| N | 0.020 | 0.040 | 0.51 | 1.02 | | | | | |
| | | | | | | | | | |
| © FI | REESCALE SEM | ICONDUCTOR, IS RESERVED. | INC. | MECHANICA | L OUT | LINE | PRINT VER | SION NE | IT TO SCALE |
| TITLE: | | | | | DOCUMENT NO: 98ASB42390B | | | RE∨: D | |
| 28 LD PDIP | | | | CASE NUMBER: 710-02 24 MAY 2 | | | | 24 MAY 2005 | |
| | | | | STANDARD: NON-JEDEC | | | | | |



Ordering Information



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | L OUTLINE | PRINT VERSION NE | IT TO SCALE |
|---|-----------|--------------------------|------------------|-------------|
| TITLE: 16 LD TSSOP, PITCH 0.65MM | | DOCUMENT NO: 98ASH70247A | | REV: B |
| | | CASE NUMBER: 948F-01 | | 19 MAY 2005 |
| | | STANDARD: JEDEC | | |

NP

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Document Number: MC9S08SE8 Rev. 4 4/2015 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009, 2015. All rights reserved.

