



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	14
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	16-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	16-TSSOP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08se8vtg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MCU	Block Diagram		3.8	Internal Clock Source (ICS) Characteristics	20
2	Pin A	ssignments4		3.9	ADC Characteristics	2
3	Elect	rical Characteristics		3.10	AC Characteristics	2
	3.1	Parameter Classification			3.10.1 Control Timing	2
	3.2	Absolute Maximum Ratings			3.10.2 TPM/MTIM Module Timing	20
	3.3	Thermal Characteristics		3.11	Flash Specifications	2
	3.4	ESD Protection and Latch-Up Immunity	4	Orde	ring Information	2
	3.5	DC Characteristics		4.1	Package Information	28
	3.6	Supply Current Characteristics		4.2	Mechanical Drawings	28
	3.7	External Oscillator (XOSC) Characteristics 19			-	

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to: freescale.com

The following revision history table summarizes changes contained in this document.

Revision	Date	Description of Changes
1	10/8/2008	Initial public released.
2	1/16/2009	In Table 8, added the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–105 °C; changed the Max. of $S2I_{DD}$ and $S3I_{DD}$ in 0–85 °C; changed the typical of $S2I_{DD}$ and $S3I_{DD}$; changed the $S23I_{DDRTI}$ to P.
3	4/7/2009	Added II _{OZTOT} I in the Table 7. Changed V _{DDAD} to V _{DDA} , V _{SSAD} to V _{SSA} . Updated Table 9, Table 10, Table 11, and Table 12. Updated Figure 13 and Figure 14.
4	4/10/2015	Updated Table 9.

Related Documentation


Find the most current versions of all documents at: http://www.freescale.com

Reference Manual (MC9S08SE8RM)

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

MC9S08SE8 Series MCU Data Sheet, Rev. 4





Pins in **bold** are lost in the next lower pin count package.

Figure 2. MC9S08SE8 Series in 28-Pin PDIP/SOIC Package




Figure 3. MC9S08SE8 in 16-Pin TSSOP Package



6

Electrical Characteristics

3 Electrical Characteristics

This chapter contains electrical and timing specifications.

3.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Rating	Symbol	Value	Unit
Supply voltage	V_{DD}	-0.3 to 5.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	±25	mA
Storage temperature range	T _{stg}	-55 to 150	°C

Table 3. Absolute Maximum Ratings

3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Rating	Symbol	Value	Unit		
Operating temperature range (T _A	T _L to T _H -40 to 85 -40 to 105 -40 to 125	°C		
Maximum junction temperature	T_JM	135	°C		
	28-pin SOIC		70		
Thermal resistance single-layer board	28-pin PDIP		68	°C/W	
	16-pin TSSOP		129		
	28-pin SOIC	$\theta_{\sf JA}$	48		
Thermal resistance four-layer board	28-pin PDIP		49	°C/W	
	16-pin TSSOP		85	1	

Table 4. Thermal Characteristics

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^{^{2}\,}$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



Table 5. ESD and Latch-up Test Conditions (continued)

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit	_	-2.5	٧
Laterrup	Maximum input voltage limit	_	7.5	V

Table 6. ESD and Latch-up Protection Characteristics

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	±2000	_	V
2	Machine model (MM)	V _{MM}	±200	_	V
3	Charge device model (CDM)	V _{CDM}	±500	_	٧
4	Latch-up current at T _A = 125 °C	I _{LAT}	±100	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

Num	С	Parameter	Symbol	Min	Typical ¹	Max	Unit
1	_	Operating voltage	_	2.7		5.5	V
2	Р	Output high voltage — Low drive (PTxDSn = 0) $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.6 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -0.4 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -0.24 \text{ mA} $ $ 0 \text{ Output high voltage} \text{ — High drive (PTxDSn = 1)} $ $ 5 \text{ V, } I_{Load} = -10 \text{ mA} $ $ 3 \text{ V, } I_{Load} = -3 \text{ mA} $ $ 5 \text{ V, } I_{Load} = -2 \text{ mA} $. V _{OH}	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$			V
		3 V, I _{Load} = -0.4 mA Output low voltage — Low drive (PTxDSn = 0)		V _{DD} - 0.8		_	
		5 V, I _{Load} = 2 mA 3 V, I _{Load} = 0.6 mA 5 V, I _{Load} = 0.4 mA 3 V, I _{Load} = 0.24 mA	V	1.5 1.5 0.8 0.8		_ _ _	V
3	Р	Output low voltage — High drive (PTxDSn = 1) 5 V, I _{Load} = 10 mA 3 V, I _{Load} = 3 mA 5 V, I _{Load} = 2 mA 3 V, I _{Load} = 0.4 mA	. V _{OL}	1.5 1.5 0.8 0.8	 	_ _ _ _	V
4	Р	Output high current — Max total I _{OH} for all ports 5 V 3 V	I _{OHT}		_ _	100 60	mA

11



Table 7. DC Characteristics (continued)

Num	С	Parameter		Symbol	Min	Typical ¹	Max	Unit
05	+	Low-voltage inhibit reset/recover hysteresis	<i>E</i> V	V		100		m\/
25			5 V 3 V	V _{hys}	_	100 60	_	mV
26	Р	Bandgap voltage reference ⁹		V_{BG}	1.18	1.20	1.21	V

- Typical values are measured at 25 °C. Characterized, not tested.
- ² Measured with $V_{In} = V_{DD}$ or V_{SS} .
- ³ Measured with V_{In} = V_{SS}.
- ⁴ Measured with $V_{In} = V_{DD}$.
- All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.
- ⁶ Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.
- Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁸ Maximum is highest voltage that POR is guaranteed.
- ⁹ Factory trimmed at $V_{DD} = 5.0 \text{ V}$, Temp = 25 °C.






Figure 4. Typical V_{OL} vs. I_{OL} for High Drive Enabled Pad (V_{DD} = 5 V)




Figure 5. Typical V_{OL} vs. I_{OL} for High Drive Enabled Pad ($V_{DD} = 3 \text{ V}$)






Figure 8. Typical V_{OH} vs. I_{OH} for High Drive Enabled Pad (V_{DD} = 5 V)




Figure 9. Typical V_{OH} vs. I_{OH} for High Drive Enabled Pad (V_{DD} = 3 V)






Figure 12. Typical Run I_{DD} Curves




Figure 13. Typical Stop2 I_{DD} Curves

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Table 9. Oscillator electrical specifications (Te	emperature Range = -40 to 125°C Ambient)
---	--

Num	С	Characteristic	Symbol	Min.	Typical ¹	Max.	Unit
5	Т	Crystal start-up time ³ Low range, low gain (RANGE = 0, HGO = 0) Low range, high gain (RANGE = 0, HGO = 1) High range, low gain (RANGE = 1, HGO = 0) ⁴ High range, high gain (RANGE = 1, HGO = 1) ⁴	CSTL-LP CSTH-HGO CSTH-LP CSTH-HGO	_	200 400 5 15	_ _ _ _	ms
6	Т	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f _{extal}	0.03125 0		20 20	MHz MHz

¹ Typical column was characterized at 5.0 V, 25 °C or is recommended value.




Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power

 $^{^{2}}$ The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.

⁴ 4 MHz crystal.






Figure 17. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.9 ADC Characteristics

Table 11. 10-Bit ADC Operating Conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V_{DDA}	2.7	_	5.5	V	
Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA}) ²	ΔV_{DDA}	-100	0	100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} – V _{SSA}) ²	ΔV _{SSA}	-100	0	100	mV	
Input voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V	
Input capacitance		C _{ADIN}	_	4.5	5.5	pF	
Input resistance		R _{ADIN}	_	3	5	kΩ	
Analog source resistance	10-bit mode f _{ADCK} > 4MHz f _{ADCK} < 4MHz	R _{AS}			5 10	kΩ	External to MCU
	8-bit mode (all valid f _{ADCK})		_	_	10		
ADC conversion	High speed (ADLPC = 0)	f _{ADCK}	0.4	_	8.0	- MHz	
clock frequency	Low power (ADLPC = 1)		0.4	_	4.0		

MC9S08SE8 Series MCU Data Sheet, Rev. 4



- $^{1}~$ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- ² DC potential difference.




Figure 18. ADC Input Impedance Equivalency Diagram

Table 12. 10-Bit ADC Characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1		Т	I _{DDA}		133		μΑ	
Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1		Т	I _{DDA}		218		μΑ	
Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1		Т	I _{DDA}	_	327	_	μΑ	
Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		D	I _{DDA}	_	0.582	1	mA	
Supply Current	Stop, Reset, Module Off	D	I _{DDA}	_	0.011	1	μΑ	

MC9S08SE8 Series MCU Data Sheet, Rev. 4



Table 12. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
ADC	High Speed (ADLPC = 0)	1		2	3.3	5		t _{ADACK} =
Asynchronous Clock Source	Low Power (ADLPC = 1)	D	f _{ADACK}	1.25	2	3.3	MHz	1/f _{ADACK}
Conversion Time (Including	Short Sample (ADLSMP = 0)	D	t _{ADC}	_	20	_	ADCK	See SE8
sample time)	Long Sample (ADLSMP = 1)			_	40	_	cycles	reference manual for
Sample Time	Short Sample (ADLSMP = 0)	D	t _{ADS}	-	3.5	_	ADCK cycles	conversion time variances
	Long Sample (ADLSMP = 1)		7.50	1	23.5	1	Cycles	
Temp Sensor	-40°C- 25°C	D	m	1	3.266	1	mV/°C	
Slope	25°C– 125°C	ם	111	1	3.638	1	IIIV/ C	
Temp Sensor Voltage	25°C	D	V _{TEMP25}		1.396	-	mV	
Characteristics	for 28-pin packages only							
Total	10-bit mode	Р	E _{TUE}	_	±1	±2.5	LSB ³	Includes quantization
Unadjusted Error	8-bit mode	Р		_	±0.5	±1.0		
Differential	10-bit mode ²	Р	DNL	_	±0.5	±1.0	- LSB ³	
Non-Linearity	8-bit mode ³	Р		_	±0.3	±0.5	LSB	
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	LSB ³	
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LOD	
Zero-Scale	10-bit mode	Р	E .	_	±0.5	±1.5	LSB ³	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Error	8-bit mode	Р	- E _{ZS}		±0.5	±0.5	LOD	$V_{ADIN} = V_{SSA}$
Full-Scale	10-bit mode	Τ	F	1	±0.5	±1	- LSB ³	V - V
Error	8-bit mode	Т	E _{FS}	_	±0.5	±0.5	LOD	$V_{ADIN} = V_{DDA}$
Quantization	10-bit mode	D	F-	1	_	±0.5	- LSB ³	
Error	8-bit mode	ם	EQ	1	_	±0.5	LOD	
Input Leakage	10-bit mode	D	F	_	±0.2	±2.5	- LSB ³	Padleakage ⁴ *
Error	8-bit mode	D E _{IL}	⊢IL		±0.1	±1	LSD	R _{AS}
Characteristics	for 16-pin package only							
Total	10-bit mode	Р	_	_	±1.5	±3.5	1.053	Includes
Unadjusted Error	8-bit mode	Р	E _{TUE}	_	±0.7	±1.5	LSB ³	quantization



Table 12. 10-Bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Differential	10-bit mode ³	Р	DNL	_	±0.5	±1.0	LSB ³	
Non-Linearity	8-bit mode ³	Р	DINL	_	±0.3	±0.5	LOD	
Integral	10-bit mode	Т	INL	_	±0.5	±1.0	LSB ³	
Non-Linearity	8-bit mode	Т	IINL	_	±0.3	±0.5	LSB	
Zero-Scale	10-bit mode	Р	_	_	±1.5	±2.1	LSB ³	V _{ADIN} = V _{SSA}
Error	8-bit mode	Р	E _{ZS}	_	±0.5	±0.7		
Full-Scale	10-bit mode	Т	1	_	±1	±1.5	LSB ³	$V_{ADIN} = V_{DDA}$
Error	8-bit mode	Т	E _{FS}	_	±0.5	±0.5	LSB	
Quantization	10-bit mode	D	EQ	_	_	±0.5	LSB ³	
Error	8-bit mode		⊏Q	_	_	±0.5	LOD	
Input Leakage	10-bit mode	D	E	_	±0.2	±2.5	LSB ³	Padleakage ⁴ *
Error	8-bit mode	1 0	E _{IL}	_	±0.1	±1	LOD	R _{AS}

¹ Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

³ 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

⁴ Based on input pad leakage current. Refer to pad electricals.



3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 13. Control Timing

Num	С	Rating	Symbol	Min	Typical ¹	Max	Unit
1	D	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	10	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μs
3	D	External reset pulse width ²	t _{extrst}	100	_	_	ns
4	D	Reset low drive ³	t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500	_	_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ⁴	t _{MSH}	100	_	_	μs
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁵	t _{ILIH,} t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
8	D	Pin interrupt pulse width Asynchronous path ² Synchronous path ⁵	t _{ILIH} , t _{IHIL}	100 1.5 × t _{cyc}	_	_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁶ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	40 75	_	ns
9	O	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}	_	11 35	_	ns

¹ Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.




Figure 19. Reset Timing

MC9S08SE8 Series MCU Data Sheet, Rev. 4

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 $^{^{3}}$ When any reset is initiated, internal circuitry drives the reset pin (if enabled, RSTPE = 1) low for about 34 cycles of t_{cyc} .

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁵ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^{^6}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 °C to 125 °C.






Figure 20. IRQ/Pin Interrupt Timing

3.10.2 TPM/MTIM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Num	С	Rating	Symbol	Min	Max	Unit
1	D	External clock frequency	f _{TPMext}	DC	f _{Bus} /4	MHz
2	D	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cvc}

Table 14. TPM Input Timing




Figure 21. Timer External Clock




Figure 22. Timer Input Capture Pulse

MC9S08SE8 Series MCU Data Sheet, Rev. 4



3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section in the reference manual


Num	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase	V _{prog/erase}	2.7	_	5.5	V
2	D	Supply voltage for read operation	V _{Read}	2.7	_	5.5	V
3	D	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz
4	D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μs
5	Р	Byte program time (random location) ²	t _{prog}	9			t _{Fcyc}
6	Р	Byte program time (burst mode) ²	t _{Burst}	4			t _{Fcyc}
7	Р	Page erase time ²	t _{Page}		4000		t _{Fcyc}
8	Р	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}
9	С	Program/erase endurance ³ T_L to $T_H = -40$ °C to 125 °C $T = 25$ °C	n _{FLPE}	10,000	 100,000	_	cycles
10	С	Data retention ⁴	t _{D_ret}	15	100	_	years

Table 15. Flash Characteristics

4 Ordering Information

This chapter contains ordering information for the device numbering system.

Example of the device numbering system:



MC9S08SE8 Series MCU Data Sheet, Rev. 4

Freescale Semiconductor

27

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, Typical Endurance for Nonvolatile Memory.

Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25 °C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, Typical Data Retention for Nonvolatile Memory.



Ordering Information

4.1 Package Information


Table 16. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Plastic Dual In-line Pin	PDIP	RL	710	98ASB42390B
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

4.2 Mechanical Drawings

The following pages are mechanical drawings for the packages described in Table 16.





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: SOIC, WIDE BOD)Y.	DOCUMENT NO): 98ASB42345B	REV: G
28 LEAD	CASE NUMBER	R: 751F-05	10 MAR 2005	
CASEOUTLINE	STANDARD: MS	S-013AE		



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2009, 2015. All rights reserved.

Document Number: MC9S08SE8

Rev. 4 4/2015

