



Welcome to [E-XFL.COM](http://E-XFL.COM)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	20MHz
Connectivity	LINbus, SCI
Peripherals	LVD, POR, PWM
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 10x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se8vwl">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc9s08se8vwl</a>



Pins in **bold** are lost in the next lower pin count package.

Figure 2. MC9S08SE8 Series in 28-Pin PDIP/SOIC Package




Figure 3. MC9S08SE8 in 16-Pin TSSOP Package

**Table 3. Absolute Maximum Ratings**

Rating	Symbol	Value	Unit
Supply voltage	$V_{DD}$	-0.3 to 5.8	V
Maximum current into $V_{DD}$	$I_{DD}$	120	mA
Digital input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	±25	mA
Storage temperature range	$T_{stg}$	-55 to 150	°C

- <sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.
- <sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .
- <sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

### 3.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

**Table 4. Thermal Characteristics**

Rating		Symbol	Value	Unit
Operating temperature range (packaged)	C	$T_A$	$T_L$ to $T_H$	°C
	V		-40 to 85	
	M		-40 to 105	
	M		-40 to 125	
Maximum junction temperature		$T_{JM}$	135	°C
Thermal resistance single-layer board	28-pin SOIC	$\theta_{JA}$	70	°C/W
	28-pin PDIP		68	
	16-pin TSSOP		129	
Thermal resistance four-layer board	28-pin SOIC		48	°C/W
	28-pin PDIP		49	
	16-pin TSSOP		85	

## Electrical Characteristics

The average chip-junction temperature ( $T_J$ ) in  $^{\circ}\text{C}$  can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA}) \quad \text{Eqn. 1}$$

Where:

$T_A$  = Ambient temperature,  $^{\circ}\text{C}$

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient,  $^{\circ}\text{C}/\text{W}$

$P_D = P_{\text{int}} + P_{\text{I/O}}$

$P_{\text{int}} = I_{\text{DD}} \times V_{\text{DD}}$ , Watts — chip internal power

$P_{\text{I/O}}$  = Power dissipation on input and output pins — user-determined

For most applications,  $P_{\text{I/O}} \ll P_{\text{int}}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{\text{I/O}}$  is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}\text{C}) \quad \text{Eqn. 2}$$

Solving Equation 1 and Equation 2 for  $K$  gives:

$$K = P_D \times (T_A + 273^{\circ}\text{C}) + \theta_{JA} \times (P_D)^2 \quad \text{Eqn. 3}$$

Where  $K$  is a constant pertaining to the particular part.  $K$  can be determined from Equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of  $K$ , the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

### 3.4 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

**Table 5. ESD and Latch-up Test Conditions**

Model	Description	Symbol	Value	Unit
Human body	Series resistance	R1	1500	$\Omega$
	Storage capacitance	C	100	pF
	Number of pulses per pin	—	3	—
Machine	Series resistance	R1	0	$\Omega$
	Storage capacitance	C	200	pF
	Number of pulses per pin	—	3	—

Table 5. ESD and Latch-up Test Conditions (continued)

Model	Description	Symbol	Value	Unit
Latch-up	Minimum input voltage limit	—	–2.5	V
	Maximum input voltage limit	—	7.5	V

Table 6. ESD and Latch-up Protection Characteristics

No.	Rating <sup>1</sup>	Symbol	Min	Max	Unit
1	Human body model (HBM)	$V_{HBM}$	±2000	—	V
2	Machine model (MM)	$V_{MM}$	±200	—	V
3	Charge device model (CDM)	$V_{CDM}$	±500	—	V
4	Latch-up current at $T_A = 125\text{ °C}$	$I_{LAT}$	±100	—	mA

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

## 3.5 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 7. DC Characteristics

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	—	Operating voltage	—	2.7	—	5.5	V
2	P	Output high voltage — Low drive (PTxDSn = 0) 5 V, $I_{Load} = -2\text{ mA}$ 3 V, $I_{Load} = -0.6\text{ mA}$ 5 V, $I_{Load} = -0.4\text{ mA}$ 3 V, $I_{Load} = -0.24\text{ mA}$	$V_{OH}$	$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$	— — — —	— — — —	V
		Output high voltage — High drive (PTxDSn = 1) 5 V, $I_{Load} = -10\text{ mA}$ 3 V, $I_{Load} = -3\text{ mA}$ 5 V, $I_{Load} = -2\text{ mA}$ 3 V, $I_{Load} = -0.4\text{ mA}$		$V_{DD} - 1.5$ $V_{DD} - 1.5$ $V_{DD} - 0.8$ $V_{DD} - 0.8$	— — — —	— — — —	
3	P	Output low voltage — Low drive (PTxDSn = 0) 5 V, $I_{Load} = 2\text{ mA}$ 3 V, $I_{Load} = 0.6\text{ mA}$ 5 V, $I_{Load} = 0.4\text{ mA}$ 3 V, $I_{Load} = 0.24\text{ mA}$	$V_{OL}$	1.5 1.5 0.8 0.8	— — — —	— — — —	V
		Output low voltage — High drive (PTxDSn = 1) 5 V, $I_{Load} = 10\text{ mA}$ 3 V, $I_{Load} = 3\text{ mA}$ 5 V, $I_{Load} = 2\text{ mA}$ 3 V, $I_{Load} = 0.4\text{ mA}$		1.5 1.5 0.8 0.8	— — — —	— — — —	
4	P	Output high current — Max total $I_{OH}$ for all ports 5 V 3 V	$I_{OHT}$	— —	— —	100 60	mA

Table 7. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
5	P	Output low current — Max total $I_{OL}$ for all ports 5 V 3 V	$I_{OLT}$	— —	— —	100 60	mA
6	P	Input high voltage; all digital inputs	$V_{IH}$	$0.65 \times V_{DD}$	—	—	V
7	P	Input low voltage; all digital inputs	$V_{IL}$	—	—	$0.35 \times V_{DD}$	
8	P	Input hysteresis; all digital inputs	$V_{hys}$	$0.06 \times V_{DD}$	—	—	mV
9	C	Input leakage current; input only pins <sup>2</sup>	$ I_{In} $	—	0.1	1	$\mu A$
10	P	High impedance (off-state) leakage current <sup>2</sup>	$ I_{OZ} $	—	0.1	1	$\mu A$
11	C	Total leakage combined for all inputs and Hi-Z pins — All input only and I/O <sup>2</sup>	$ I_{OZTOT} $	—	—	2	$\mu A$
12	P	Internal pullup resistors <sup>3</sup>	$R_{PU}$	20	45	65	k $\Omega$
13	P	Internal pulldown resistors <sup>4</sup>	$R_{PD}$	20	45	65	k $\Omega$
14	D	DC injection current <sup>5, 6, 7</sup> $V_{IN} < V_{SS}$ , $V_{IN} > V_{DD}$ Single pin limit Total MCU limit, includes sum of all stressed pins	$I_{IC}$	–0.2 –5	— —	0.2 5	mA
15	C	Input capacitance; all non-supply pins	$C_{In}$	—	—	8	pF
16	C	RAM retention voltage	$V_{RAM}$	0.6	1.0	—	V
17	P	POR re-arm voltage <sup>8</sup>	$V_{POR}$	0.9	1.4	2.0	V
18	D	POR re-arm time	$t_{POR}$	10	—	—	$\mu s$
19	P	Low-voltage detection threshold — high range  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVD1}$	3.9 4.0	4.0 4.1	4.1 4.2	V
20	P	Low-voltage detection threshold — low range  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVD0}$	2.48 2.54	2.56 2.62	2.64 2.70	V
21	C	Low-voltage warning threshold — high range 1  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW3}$	4.5 4.6	4.6 4.7	4.7 4.8	V
22	P	Low-voltage warning threshold — high range 0  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW2}$	4.2 4.3	4.3 4.4	4.4 4.5	V
23	P	Low-voltage warning threshold low range 1  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW1}$	2.84 2.90	2.92 2.98	3.00 3.06	V
24	C	Low-voltage warning threshold — low range 0  $V_{DD}$ falling $V_{DD}$ rising	$V_{LVW0}$	2.66 2.72	2.74 2.80	2.82 2.88	V

Table 7. DC Characteristics (continued)

Num	C	Parameter	Symbol	Min	Typical <sup>1</sup>	Max	Unit
25	T	Low-voltage inhibit reset/recover hysteresis 5 V 3 V	$V_{hys}$	— —	100 60	— —	mV
26	P	Bandgap voltage reference <sup>9</sup>	$V_{BG}$	1.18	1.20	1.21	V

<sup>1</sup> Typical values are measured at 25 °C. Characterized, not tested.

<sup>2</sup> Measured with  $V_{In} = V_{DD}$  or  $V_{SS}$ .

<sup>3</sup> Measured with  $V_{In} = V_{SS}$ .

<sup>4</sup> Measured with  $V_{In} = V_{DD}$ .

<sup>5</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>6</sup> Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>7</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

<sup>8</sup> Maximum is highest voltage that POR is guaranteed.

<sup>9</sup> Factory trimmed at  $V_{DD} = 5.0$  V, Temp = 25 °C.




Figure 4. Typical V<sub>OL</sub> vs. I<sub>OL</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 5 V)




Figure 5. Typical V<sub>OL</sub> vs. I<sub>OL</sub> for High Drive Enabled Pad (V<sub>DD</sub> = 3 V)






Figure 6. Typical  $V_{OL}$  vs.  $I_{OL}$  for Low Drive Enabled Pad ( $V_{DD} = 5$  V)




Figure 7. Typical  $V_{OL}$  vs.  $I_{OL}$  for Low Drive Enabled Pad ( $V_{DD} = 3$  V)




Figure 8. Typical  $V_{OH}$  vs.  $I_{OH}$  for High Drive Enabled Pad ( $V_{DD} = 5$  V)




Figure 9. Typical  $V_{OH}$  vs.  $I_{OH}$  for High Drive Enabled Pad ( $V_{DD} = 3$  V)




Figure 10. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 5$  V)




Figure 11. Typical  $V_{OH}$  vs.  $I_{OH}$  for Low Drive Enabled Pad ( $V_{DD} = 3$  V)

### 3.6 Supply Current Characteristics

This section includes information about power supply current in various operating modes.




Figure 12. Typical Run  $I_{DD}$  Curves





Figure 13. Typical Stop2  $I_{DD}$  Curves


**Table 9. Oscillator electrical specifications (Temperature Range = –40 to 125°C Ambient)**

Num	C	Characteristic	Symbol	Min.	Typical <sup>1</sup>	Max.	Unit
5	T	Crystal start-up time <sup>3</sup>					
		Low range, low gain (RANGE = 0, HGO = 0)	$t_{CSTL-LP}$	—	200	—	ms
		Low range, high gain (RANGE = 0, HGO = 1)	$t_{CSTH-HGO}$	—	400	—	
		High range, low gain (RANGE = 1, HGO = 0) <sup>4</sup>	$t_{CSTH-LP}$	—	5	—	
		High range, high gain (RANGE = 1, HGO = 1) <sup>4</sup>	$t_{CSTH-HGO}$	—	15	—	
6	T	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)					
		FEE or FBE mode <sup>2</sup>	$f_{extal}$	0.03125	—	20	MHz
		FBELP mode		0	—	20	MHz

- <sup>1</sup> Typical column was characterized at 5.0 V, 25 °C or is recommended value.
- <sup>2</sup> The input clock source must be divided using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
- <sup>3</sup> This parameter is characterized and not tested on each device. Proper PC board layout procedures must be followed to achieve specifications. This data will vary based upon the crystal manufacturer and board design. The crystal should be characterized by the crystal manufacturer.
- <sup>4</sup> 4 MHz crystal.



**Figure 15. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain**



**Figure 16. Typical Crystal or Resonator Circuit: Low Range/Low Power**

## Electrical Characteristics

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> DC potential difference.




Figure 18. ADC Input Impedance Equivalency Diagram

Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply Current ADLPC = 1 ADLSMP = 1 ADCO = 1		T	$I_{DDA}$	—	133	—	μA	
Supply Current ADLPC = 1 ADLSMP = 0 ADCO = 1		T	$I_{DDA}$	—	218	—	μA	
Supply Current ADLPC = 0 ADLSMP = 1 ADCO = 1		T	$I_{DDA}$	—	327	—	μA	
Supply Current ADLPC = 0 ADLSMP = 0 ADCO = 1		D	$I_{DDA}$	—	0.582	1	mA	
Supply Current	Stop, Reset, Module Off	D	$I_{DDA}$	—	0.011	1	μA	

# Electrical Characteristics

**Table 12. 10-Bit ADC Characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Characteristic	Conditions	C	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Differential Non-Linearity	10-bit mode <sup>3</sup>	P	DNL	—	±0.5	±1.0	LSB <sup>3</sup>	
	8-bit mode <sup>3</sup>	P		—	±0.3	±0.5		
Integral Non-Linearity	10-bit mode	T	INL	—	±0.5	±1.0	LSB <sup>3</sup>	
	8-bit mode	T		—	±0.3	±0.5		
Zero-Scale Error	10-bit mode	P	$E_{ZS}$	—	±1.5	±2.1	LSB <sup>3</sup>	$V_{ADIN} = V_{SSA}$
	8-bit mode	P		—	±0.5	±0.7		
Full-Scale Error	10-bit mode	T	$E_{FS}$	—	±1	±1.5	LSB <sup>3</sup>	$V_{ADIN} = V_{DDA}$
	8-bit mode	T		—	±0.5	±0.5		
Quantization Error	10-bit mode	D	$E_Q$	—	—	±0.5	LSB <sup>3</sup>	
	8-bit mode			—	—	±0.5		
Input Leakage Error	10-bit mode	D	$E_{IL}$	—	±0.2	±2.5	LSB <sup>3</sup>	Pad leakage <sup>4*</sup> $R_{AS}$
	8-bit mode			—	±0.1	±1		

<sup>1</sup> Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK} = 1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

<sup>2</sup> Monotonicity and No-Missing-Codes guaranteed in 10-bit and 8-bit modes

<sup>3</sup>  $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$

<sup>4</sup> Based on input pad leakage current. Refer to pad electricals.

## 3.10 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

### 3.10.1 Control Timing

**Table 13. Control Timing**

Num	C	Rating	Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	D	Bus frequency ( $t_{cyc} = 1/f_{Bus}$ )	$f_{Bus}$	DC	—	10	MHz
2	D	Internal low power oscillator period	$t_{LPO}$	700	—	1300	$\mu s$
3	D	External reset pulse width <sup>2</sup>	$t_{extrst}$	100	—	—	ns
4	D	Reset low drive <sup>3</sup>	$t_{rstdrv}$	$34 \times t_{cyc}$	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	$t_{MSSU}$	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes <sup>4</sup>	$t_{MSH}$	100	—	—	$\mu s$
7	D	IRQ pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>5</sup>	$t_{LIH}, t_{IHL}$	100 $1.5 \times t_{cyc}$	—	—	ns
8	D	Pin interrupt pulse width Asynchronous path <sup>2</sup> Synchronous path <sup>5</sup>	$t_{LIH}, t_{IHL}$	100 $1.5 \times t_{cyc}$	—	—	ns
9	C	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) <sup>6</sup> Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}, t_{Fall}$	—	40 75	—	ns
		Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	$t_{Rise}, t_{Fall}$	—	11 35	—	ns

<sup>1</sup> Typical values are based on characterization data at  $V_{DD} = 5.0$  V, 25 °C unless otherwise stated.


<sup>2</sup> This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

<sup>3</sup> When any reset is initiated, internal circuitry drives the reset pin (if enabled, RSTPE = 1) low for about 34 cycles of  $t_{cyc}$ .

<sup>4</sup> To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of  $t_{MSH}$  after  $V_{DD}$  rises above  $V_{LVD}$ .

<sup>5</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

<sup>6</sup> Timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$  levels. Temperature range –40 °C to 125 °C.



**Figure 19. Reset Timing**



## 3.11 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Memory section in the reference manual.

**Table 15. Flash Characteristics**

Num	C	Characteristic	Symbol	Min	Typical	Max	Unit
1	D	Supply voltage for program/erase	$V_{\text{prog/erase}}$	2.7	—	5.5	V
2	D	Supply voltage for read operation	$V_{\text{Read}}$	2.7	—	5.5	V
3	D	Internal FCLK frequency <sup>1</sup>	$f_{\text{FCLK}}$	150	—	200	kHz
4	D	Internal FCLK period (1/FCLK)	$t_{\text{Fcyc}}$	5	—	6.67	$\mu\text{s}$
5	P	Byte program time (random location) <sup>2</sup>	$t_{\text{prog}}$	9			$t_{\text{Fcyc}}$
6	P	Byte program time (burst mode) <sup>2</sup>	$t_{\text{Burst}}$	4			$t_{\text{Fcyc}}$
7	P	Page erase time <sup>2</sup>	$t_{\text{Page}}$	4000			$t_{\text{Fcyc}}$
8	P	Mass erase time <sup>2</sup>	$t_{\text{Mass}}$	20,000			$t_{\text{Fcyc}}$
9	C	Program/erase endurance <sup>3</sup> $T_L$ to $T_H$ = $-40^\circ\text{C}$ to $125^\circ\text{C}$ $T = 25^\circ\text{C}$	$n_{\text{FLPE}}$	10,000	— 100,000	—	cycles
10	C	Data retention <sup>4</sup>	$t_{\text{D\_ret}}$	15	100	—	years

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.


<sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the 9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619/D, *Typical Endurance for Nonvolatile Memory*.

<sup>4</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to  $25^\circ\text{C}$  using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618/D, *Typical Data Retention for Nonvolatile Memory*.

## 4 Ordering Information

This chapter contains ordering information for the device numbering system.

Example of the device numbering system:




# 4.1 Package Information

Table 16. Package Descriptions



Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
28	Plastic Dual In-line Pin	PDIP	RL	710	98ASB42390B
28	Small Outline Integrated Circuit	SOIC	WL	751F	98ASB42345B
16	Thin Shrink Small Outline Package	TSSOP	TG	948F	98ASH70247A

# 4.2 Mechanical Drawings

The following pages are mechanical drawings for the packages described in [Table 16](#).



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE:  16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A	REV: B
		CASE NUMBER: 948F-01	19 MAY 2005
		STANDARD: JEDEC	



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE:  16 LD TSSOP, PITCH 0.65MM		DOCUMENT NO: 98ASH70247A	REV: B
		CASE NUMBER: 948F-01	19 MAY 2005
		STANDARD: JEDEC	

# Ordering Information

## NOTES:

1. CONTROLLING DIMENSION: MILLIMETER
2. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M-1982.
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSIONS ARE TO BE DETERMINED AT DATUM PLANE -W-.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE:  16 LD TSSOP, PITCH 0.65MM	DOCUMENT NO: 98ASH70247A		REV: B
	CASE NUMBER: 948F-01		19 MAY 2005
	STANDARD: JEDEC		