

Welcome to [E-XFL.COM](#)

## [Understanding Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## **Applications of Embedded - CPLDs**

### **Details**

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	10 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	32
Number of Macrocells	1024
Number of Gates	-
Number of I/O	384
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	676-BBGA
Supplier Device Package	676-FPBGA (31x31)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024vg-10f676i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024vg-10f676i</a>

The ispMACH5000VG devices also contain sysCLOCK Phase Locked Loops (PLLs) that provide designers with increased clocking flexibility. The PLLs can be used to synthesize new clocks for use on-chip or elsewhere within the system. They can also be used to deskew clocks, again both at the chip and system levels. A variable delay line capability further improves this and allows designers to retard or advance the clock in order to tune set-up and clock-to-out times for optimal results. The ispMACH 5000VG Family Selection Guide (Table 1) details the key attributes and packages for the ispMACH 5000VG devices.

## ispMACH 5000VG Architecture


The ispMACH 5000VG Family of In-System Programmable High Density Logic Devices is based on segments containing four Generic Logic Blocks (GLBs) and a hierarchical routing pool (GRP) structure interconnecting the segments. A segment routing pool (SRP) connects each GLB in a segment allowing the maximum flexibility and speed.

Outputs from the GLBs drive the Segment Routing Pool (SRP) and the Global Routing Pool (GRP). Enhanced switching resources are provided to allow signals in the Segment Routing Pool to drive any or all the GLBs in the segment. Optimal switching is provided to allow all signals in the Global Routing Pool to be routed to any or all SRPs. This mechanism allows fast, efficient connections across the entire device.

### Segment

Each segment contains four GLBs and a segment routing pool (SRP). Each GLB has 32 internal feedback outputs and 16 external feedback outputs, for a total of 48 outputs from each GLB feeding the SRP. The SRP contains up to 384 signals, 48 from each GLB and 192 from the GRP, with full routing capability. This routing scheme maximizes the flexibility and speed of the device without sacrificing the routing.

**Figure 2. Segment**





### Generic Logic Block


Each GLB contains 32 macrocells and a fully populated, programmable AND-array with 160 logic product terms and three control product terms. The GLB has 68 inputs from the Segment Routing Pool, which are available in both true and complement form for every product term. The three control product terms are used for shared reset, clock and output enable functions. Figure 3 shows the structure of the GLB from the macrocell perspective. This is referred to as a macrocell slice. There are 32 macrocell slices per GLB.

### AND-Array

The programmable AND-Array consists of 68 inputs and 163 output product terms. The 68 inputs from the SRP are used to form 136 lines in the AND-Array (true and complement of the inputs). Each line in the array can be connected to any of the 163 output product terms via a wired AND. Each of the 160 logic product terms feed the Dual-OR Array with the remaining three control product terms feeding the Shared PT Clock, Shared PT Reset and Shared PT OE. Every set of five product terms from the 160 logic product terms forms a product term cluster start-

**Figure 3. Macrocell Slice****Figure 4. AND-Array**

ing with PT0. There is one product term cluster for every macrocell in the GLB. In addition to the three control product terms, the first, third, fourth and fifth product terms of each cluster can be used as a PTOE (output macrocells only), PT Clock, PT Preset and PT Reset, respectively. Figure 4 is a graphical representation of the AND-Array.

**Figure 7. Macrocell**


## I/O Cell

The I/O cell of the ispMACH 5000VG device provides a high degree of flexibility. It includes the sysIO feature and an enhanced output enable MUX for optimal performance both on- and off-chip. The sysIO feature allows I/O cells to be configured to different I/O standards, drive strengths and slew rates. The enhanced output enable MUX provides up to 14 different output enable choices per I/O cell.

The I/O cell contains an output enable (OE) MUX, a programmable tri-state output buffer, a programmable input buffer, a programmable pull-up resistor, a programmable pull-down resistor and a programmable bus-keeper latch. The I/O cell receives its input from its associated macrocell. The I/O cell has a feedback line to its associated macrocell and a direct path to the GRP and SRP.

The output enable (OE) MUX selects the OE signal per I/O cell. The inputs to the OE MUX are the four Shared PTOE signals, PTOE and the two GOE signals. The OE MUX also has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes.

The four shared PTOE signals are derived from PT163 of each GLB in the segment. The PTOE signal is derived from the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell can have a different OE signal. Figure 8 is a graphical representation of the I/O cell.

**Figure 8. I/O Cell**

### sysIO Capability

The ispMACH 5000VG devices are divided into four sysIO banks, where each bank is capable of supporting 14 different I/O standards. Each sysIO bank has its own I/O supply voltage ( $V_{CC0}$ ) and reference voltage ( $V_{REF}$ ) resources allowing each bank complete independence from the others. Each I/O within a bank is individually configurable based on the  $V_{CC0}$  and  $V_{REF}$  settings. Table 2 lists the sysIO standards with the typical values for  $V_{CC0}$ ,  $V_{REF}$  and  $V_{TT}$ .

**Table 2. ispMACH 5000VG Supported I/O Standards**

sysIO Standard	$V_{CC0}$	$V_{REF}$	$V_{TT}$
LV TTL	3.3V	N/A	N/A
LVC MOS-3.3	3.3V	N/A	N/A
LVC MOS-2.5	2.5V	N/A	N/A
LVC MOS-1.8	1.8V	N/A	N/A
PCI 3.3	3.3V	N/A	N/A
PCI-X	3.3V	N/A	N/A
AGP-1X	3.3V	N/A	N/A
SSTL3, Class I & II	3.3V	1.5V	1.5V
SSTL2, Class I & II	2.5V	1.25V	1.25V
CTT 3.3	3.3V	1.5V	1.5V
CTT 2.5	2.5V	1.25V	1.25V
HSTL, Class I	1.5V	0.75V	0.75V
HSTL, Class III	1.5V	0.9V	1.5V
GTL+	N/A	1.0V	1.5V
LVPECL, Differential <sup>1</sup>	N/A	N/A	N/A
LVDS <sup>1</sup>	N/A	N/A	N/A

1. LVDS and LVPECL are only supported on the dedicated clock pins.

## Absolute Maximum Ratings<sup>1,2,3</sup>

Supply Voltage ( $V_{CC}$ ) . . . . .	-0.5 to 5.4V
PLL Supply Voltage ( $V_{CCP}$ ) . . . . .	-0.5 to 5.4V
Output Supply Voltage ( $V_{CCO}$ ) . . . . .	-0.5 to 5.4V
Input Voltage Applied <sup>4</sup> . . . . .	-0.5 to 5.6V
Tri-state Output Voltage Applied. . . . .	-0.5 to 5.6V
Storage Temperature . . . . .	-65 to 150°C
Junction Temperature ( $T_j$ ) with Power Applied. . . . .	-55 to 130°C

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
2. Compliance with Lattice *Thermal Management* document is required.
3. All voltages referenced to GND.
4. Overshoot and Undershoot of -2V to ( $V_{IH}$  (MAX)+2) volts is permitted for a duration of < 20ns.

## Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
$V_{CC}$	Supply Voltage	3.0	3.6	V
$V_{CCP}$	Supply Voltage for PLL block	3.0	3.6	V
$V_{CCJ}$	Supply Voltage for IEEE1149.1 Test Access Port	1.65	3.6	V
$T_j$ (Commercial)	Junction Commercial Operation	0	90	C
$T_j$ (Industrial)	Junction Industrial Operation	-40	105	C

Note:  $V_{CCJ}$  must be set in appropriate range to be compatible with desired LVCMOS standard.

## Erase Reprogram Specifications

Parameter	Min	Max	Units
Erase/Reprogram Cycle	1000	—	Cycles

## Hot Socketing Characteristics<sup>1,2,3</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
$I_{DK}$	Input or I/O Leakage Current	$0 \leq V_{IN} \leq V_{IH}$ (MAX)	—	—	+/-100	$\mu A$
		$V_{IH}$ (MAX) $\leq V_{IN} \leq 5.5V$	—	—	+/-100	$\mu A$

1. Insensitive to sequence of  $V_{CC}$  and  $V_{CCO}$ . However, assumes monotonic rise / fall rates for  $V_{CC}$  and  $V_{CCO}$ .

2. LV TTL, LV CMOS only

3.  $0 < V_{CC} \leq V_{CC}$  (MAX),  $0 < V_{CCO} \leq V_{CCO}$  (MAX)

## sysIO Recommended Operating Conditions<sup>2</sup>

Standard	$V_{CCO}$ (V)		$V_{REF}$ (V)	
	Min	Max	Min	Max
LVC MOS 3.3 <sup>1</sup>	3.0	3.6	—	—
LVC MOS 2.5	2.3	2.7	—	—
LVC MOS 1.8	1.65	1.95	—	—
LV TTL	3.0	3.6	—	—
PCI 3.3	3.0	3.6	—	—
PCI-X	3.0	3.6	—	—
AGP-1X	3.15	3.45	—	—
SSTL 2	2.3	2.7	1.15	1.35
SSTL 3	3.0	3.6	1.3	1.7
CTT 3.3	3.0	3.6	1.35	1.65
CTT 2.5	2.3	2.7	1.35	1.65
HSTL	1.4	1.6	0.68	0.9
GTL+	1.4	3.6	0.882	1.122

1. Software default setting.

2. Typical values for  $V_{CCO}$  and  $V_{REF}$  are the average of the Min and Max values.

## sysIO DC Electrical Characteristics

Over Recommended Operating Conditions

Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$ Max (V)	$V_{OH}$ Min (V)	$I_{OL}^2$ (mA)	$I_{OH}^2$ (mA)
	Min (V)	Max (V)	Min (V)	Max (V)				
LVC MOS 3.3 <sup>1</sup>	-0.3	0.8	2.0	5.5	0.4	2.4	20	-20
LVC MOS 3.3	-0.3	0.8	2.0	5.5	0.4	2.4	16, 12 8, 5.33, 4	-16, -12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LV TTL	-0.3	0.8	2.0	5.5	0.4	2.4	20	-20
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LVC MOS 2.5	-0.3	0.7	1.7	3.6	0.4	$V_{CCO} - 0.4$	16, 12, 8, 5.33, 4	-16, -12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
LVC MOS 1.8	-0.3	$0.35V_{CCO}$	$0.65V_{CCO}$	3.6	0.4	$V_{CCO} - 0.4$	12, 8, 5.33, 4	-12, -8, -5.33, -4
					0.2	$V_{CCO} - 0.2$	0.1	-0.1
PCI 3.3	-0.3	$0.3V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
PCI-X	-0.3	$0.35V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
AGP-1X	-0.3	$0.3V_{CCO}$	$0.5V_{CCO}$	3.6	$0.1V_{CCO}$	$0.9V_{CCO}$	1.5	-0.5
SSTL3 class I	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.7	$V_{CCO} - 1.1$	8	-8
SSTL3 class II	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.5	$V_{CCO} - 0.9$	16	-16
SSTL2 class I	-0.3	$V_{REF} - 0.18$	$V_{REF} + 0.18$	3.6	0.54	$V_{CCO} - 0.62$	7.6	-7.6
SSTL2 class II	-0.3	$V_{REF} - 0.18$	$V_{REF} + 0.18$	3.6	0.35	$V_{CCO} - 0.43$	15.2	-15.2
CTT 3.3	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	$V_{REF} - 0.4$	$V_{REF} + 0.4$	8	-8
CTT 2.5	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	$V_{REF} - 0.4$	$V_{REF} + 0.4$	8	-8
HSTL class I	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	3.6	0.4	$V_{CCO} - 0.4$	8	-8
HSTL class III	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	3.6	0.4	$V_{CCO} - 0.4$	24	-8
GTL+	-0.3	$V_{REF} - 0.2$	$V_{REF} + 0.2$	3.6	0.6	n/a	36	n/a

1. Software default setting

2. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed 96mA.


## sysIO Differential Input DC Electrical Characteristics and Operating Conditions

Symbol	Parameter	Test Conditions	Min	Max
$V_{INP}, V_{INM}$	LVDS Input voltage	—	0	2.4
$V_{THD}$	LVDS Differential input threshold	—	$\pm 100\text{mV}$	—
$V_{IL}$	LVPECL Input Voltage Low	$V_{CC} = 3.0 \text{ to } 3.6\text{V}$	$V_{CC} - 1.81$	$V_{CC} - 1.48$
		$V_{CC} = 3.3\text{V}$	1.49V	1.83V
$V_{IH}$	LVPECL Input Voltage High	$V_{CC} = 3.0 \text{ to } 3.6\text{V}$	$V_{CC} - 1.17$	$V_{CC} - 0.88$
		$V_{CC} = 3.3\text{V}$	2.14V	2.42V

## Timing Model

The task of determining the timing through the ispMACH 5000VG family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, please refer to Technical Note TN1001: *ispMACH 5000VG Timing Model Design and Usage Guidelines*.

**Figure 11. ispMACH 5000VG Timing Model**



**ispMACH 5768VG Internal Timing Parameters (Continued)****Over Recommended Operating Conditions**

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
$t_{BSR}$	Block PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
$t_{PTSR}$	Macrocell PT Set/Reset Delay	—	2.00	—	3.00	—	4.00	—	4.80	ns
$t_{SPTOE}$	Segment PT OE Delay	—	2.40	—	3.60	—	7.75	—	9.10	ns
$t_{PTOE}$	Macrocell PT OE Delay	—	1.40	—	2.10	—	1.75	—	2.10	ns

Notes:  
Timing v.1.20

- Internal Timing Parameters are not tested and are for reference only. Refer to Timing Model in this data sheet for further details.
- $t_{PLL\_DELAY}$  is the unit increment by which the clock signal can be incremented. The PLL can adjust the clock signal by up to 3.5ns in either direction in units of 0.5ns for each step.

**ispMACH 51024VG Internal Timing Parameters****Over Recommended Operating Conditions**

Parameter	Description	-5		-75		-10		-12		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
<b>In/Out Delays</b>										
$t_{IN}$	Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
$t_{GCLK\_IN}$	Global Clock Input Buffer Delay	—	0.65	—	0.95	—	1.25	—	1.40	ns
$t_{GOE}$	Global OE Pin Delay	—	4.05	—	5.00	—	6.00	—	7.00	ns
$t_{BUF}$	Delay through Output Buffer	—	1.15	—	1.50	—	1.75	—	1.90	ns
$t_{EN}$	Output Enable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
$t_{DIS}$	Output Disable Time	—	2.15	—	2.50	—	2.85	—	3.00	ns
$t_{RSTb}$	Global RESETbar Pin Delay	—	4.60	—	6.50	—	7.00	—	7.50	ns
<b>Routing Delays</b>										
$t_{ROUTE}$	Delay through SRP	—	2.80	—	4.20	—	5.65	—	6.90	ns
$t_{PTSA}$	Product Term Sharing Array Delay	—	0.40	—	1.85	—	2.35	—	2.50	ns
$t_{PDB}$	5-PT Bypass Propagation Delay	—	0.40	—	0.85	—	1.35	—	1.80	ns
$t_{PDi}$	Macrocell Propagation Delay	—	1.00	—	0.50	—	0.50	—	0.80	ns
$t_{INREG}$	Input Buffer to Macrocell Register Delay	—	3.00	—	3.05	—	3.50	—	4.40	ns
$t_{FBK}$	Internal Feedback Delay	—	0.00	—	0.00	—	0.00	—	0.00	ns
$t_{GCLK}$	Global Clock Tree Delay	—	0.85	—	0.70	—	0.55	—	0.65	ns
$t_{PLL\_DELAY}$	Programmable PLL Delay Increment	—	0.50	—	0.50	—	0.50	—	0.50	ns
$t_{PLL\_SEC\_DELAY}$	Additional Delay When Using Secondary PLL Output	—	0.60	—	0.60	—	0.60	—	0.60	ns
$t_{GRP}$	Global Routing Pool Delay	—	1.50	—	2.25	—	3.00	—	4.00	ns
<b>Register/Latch Delays</b>										
$t_S$	D-Register Setup Time	0.65	—	0.65	—	1.05	—	1.25	—	ns
$t_{S\_PT}$	D-Register Setup Time with PT Clock	0.65	—	0.65	—	1.05	—	1.25	—	ns
$t_H$	D-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
$t_{ST}$	T-Register Setup Time	1.15	—	1.15	—	1.55	—	1.75	—	ns
$t_{ST\_PT}$	T-Register Setup Time with PT Clock	1.15	—	1.15	—	1.55	—	1.75	—	ns
$t_{HT}$	T-Register Hold Time	0.00	—	0.00	—	0.00	—	0.00	—	ns
$t_{COi}$	Register Clock to Output/Feedback MUX Time	—	1.75	—	1.85	—	2.45	—	3.05	ns

**ispMACH 5768VG Timing Adders (Continued)**

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
LVCMOS18_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 12mA Buffer	—	1.35	—	1.35	—	1.35	—	1.35	ns
LVCMOS25_4mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS25_5mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS25_8mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 8mA Buffer	—	0.70	—	0.70	—	0.70	—	0.70	ns
LVCMOS25_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 12mA Buffer	—	0.50	—	0.50	—	0.50	—	0.50	ns
LVCMOS25_16mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 16mA Buffer	—	0.25	—	0.25	—	0.25	—	0.25	ns
LVCMOS33_4mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS33_5mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS33_8mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 8mA Buffer	—	0.40	—	0.40	—	0.40	—	0.40	ns
LVCMOS33_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 12mA Buffer	—	0.10	—	0.10	—	0.10	—	0.10	ns
LVCMOS33_16mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 16mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVCMOS33_20mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 20mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTL	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as LVTTL Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
Slow Slew	t <sub>BUF</sub> t <sub>EN</sub>	Output configured for slow slew rate	—	1.50	—	1.50	—	1.50	—	1.50	ns
PCI_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI-X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_I standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
SSTL3_II_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_II standard	—	-0.35	—	-0.35	—	-0.35	—	-0.35	ns
SSTL2_I_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL2_I standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL2_II_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL2_II standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
CTT33_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using CCT3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
CTT25_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using CCT2.5 standard	—	0.25	—	0.25	—	0.25	—	0.25	ns
HSTL_I_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using HSTL_I standard	—	-0.30	—	-0.30	—	-0.30	—	-0.30	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

**ispMACH 5768VG Timing Adders (Continued)**

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
HSTL_III_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using HSTL_III standard	—	0.00	—	0.00	—	0.00	—	0.00	ns
GTL+_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using GTL+ standard	—	0.30	—	0.30	—	0.30	—	0.30	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

**ispMACH 51024VG Timing Adders**

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>BLA</sub>	t <sub>ROUTE</sub>	GLB Loading Adder	—	0.0	—	0.0	—	0.0	—	0.0	ns
t <sub>EXP</sub>	t <sub>PTSA</sub>	PT Expander Adder	—	1.5	—	2.0	—	2.5	—	2.5	ns
t <sub>LP</sub>	t <sub>ROUTE</sub>	Low Power Adder	—	1.5	—	1.5	—	1.5	—	1.5	ns
<b>t<sub>IOI</sub> Input Adders</b>											
LVCMOS18_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using LVCMOS1.8 standard	—	0.90	—	0.90	—	0.90	—	0.90	ns
LVCMOS25_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using LVCMOS2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
LVCMOS33_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using LVCMOS3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTL	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using LVTTL standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using PCI_X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using SSTL3_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL3_II_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using SSTL3_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_I_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using SSTL2_I standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
SSTL2_II_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using SSTL2_II standard	—	1.00	—	1.00	—	1.00	—	1.00	ns
CTT33_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using CTT3.3 standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
CTT25_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using CTT2.5 standard	—	0.15	—	0.15	—	0.15	—	0.15	ns
HSTL_I_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using HSTL_I standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
HSTL_III_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using HSTL_III standard	—	1.25	—	1.25	—	1.25	—	1.25	ns
GTL+_in	t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub>	Using GTL+ standard	—	1.50	—	1.50	—	1.50	—	1.50	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10

**ispMACH 51024VG Timing Adders (Continued)**

Adder Type	Base Parameter	Description	-5		-75		-10		-12		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
LVDS_in	t <sub>GCLK_IN</sub>	Using LVDS standard	—	1.70	—	1.70	—	1.70	—	1.70	ns
LVPECL_in	t <sub>GCLK_IN</sub>	Using LVPECL standard	—	2.10	—	2.10	—	2.10	—	2.10	ns
<b>t<sub>IOO</sub> Output Adders</b>											
LVCMOS18_4mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 4mA Buffer	—	3.00	—	3.00	—	3.00	—	3.00	ns
LVCMOS18_5mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 5.33mA Buffer	—	2.50	—	2.50	—	2.50	—	2.50	ns
LVCMOS18_8mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 8mA Buffer	—	1.85	—	1.85	—	1.85	—	1.85	ns
LVCMOS18_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 1.8V & 12mA Buffer	—	1.35	—	1.35	—	1.35	—	1.35	ns
LVCMOS25_4mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS25_5mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS25_8mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 8mA Buffer	—	0.70	—	0.70	—	0.70	—	0.70	ns
LVCMOS25_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 12mA Buffer	—	0.50	—	0.50	—	0.50	—	0.50	ns
LVCMOS25_16mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 2.5V & 16mA Buffer	—	0.25	—	0.25	—	0.25	—	0.25	ns
LVCMOS33_4mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 4mA Buffer	—	1.50	—	1.50	—	1.50	—	1.50	ns
LVCMOS33_5mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 5.33mA Buffer	—	1.25	—	1.25	—	1.25	—	1.25	ns
LVCMOS33_8mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 8mA Buffer	—	0.40	—	0.40	—	0.40	—	0.40	ns
LVCMOS33_12mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 12mA Buffer	—	0.10	—	0.10	—	0.10	—	0.10	ns
LVCMOS33_16mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 16mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVCMOS33_20mA_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as 3.3V & 20mA Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
LVTTL	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Output configured as LVTTL Buffer	—	0.0	—	0.0	—	0.0	—	0.0	ns
Slow Slew	t <sub>BUF</sub> t <sub>EN</sub>	Output configured for slow slew rate	—	1.50	—	1.50	—	1.50	—	1.50	ns
PCI_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
PCI_X_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using PCI-X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
AGP_1X_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using AGP-1X standard	—	0.0	—	0.0	—	0.0	—	0.0	ns
SSTL3_I_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_I standard	—	-0.25	—	-0.25	—	-0.25	—	-0.25	ns
SSTL3_II_out	t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub>	Using SSTL3_II standard	—	-0.35	—	-0.35	—	-0.35	—	-0.35	ns

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10

## sysCLOCK PLL Timing

Over Recommended Operating Conditions<sup>1</sup>

Symbol	Parameter	Conditions	Min	Max	Units
$t_R, t_F$	Input clock, rise and fall time	20% to 80%	—	3.0	ns
$t_{INSTB}$	Input clock stability, period jitter (peak) <sup>1</sup>	—	—	+/- 200	ps
$t_{PWH}$	Input clock, high time	—	1.6	—	ns
$t_{PWL}$	Input clock, low time	—	1.6	—	ns
$f_{MDIVIN}$	M Divider input, frequency range	—	5	180	MHz
$f_{MDIVOUT}$	M Divider output, frequency range	—	5	180	MHz
$f_{VDIVIN}$	V Divider input, frequency range	—	60	200	MHz
$f_{VDIVOUT}$	V Divider output, frequency range	—	5	180	MHz
$t_{OUTDUTY}$	Output clock, duty cycle	—	40	60	%
$t_{JIT(CC)}$	Output clock, cycle to cycle jitter (peak)	Clean Reference, 5MHz ≤ $f_{MDIVOUT}$ < 80MHz	—	+/- 200	ps
		Clean Reference, 80MHz ≤ $f_{MDIVOUT}$ ≤ 180MHz	—	+/- 100	ps
$t_{JIT(\phi)}$	Output clock, accumulated phase jitter (peak) <sup>2</sup>	Clean Reference, 5MHz ≤ $f_{MDIVOUT}$ < 80MHz	—	+/- 200	ps
		Clean Reference, 80MHz ≤ $f_{MDIVOUT}$ ≤ 180MHz	—	+/- 100	ps
$t_{CLK\_OUT\_DLY}$	Input clock to CLK_OUT delay	Internal feedback	—	1	ns
$t_\phi$	Input clock to external feedback delta	External feedback	—	500	ps
$t_{LOCK}$	Time to acquire phase lock after input stable	—	—	30	μs
$t_{PLL\_DELAY}$	Delay increment	—	+/- 0.35	+/- 0.65	ns
$t_{RANGE}$	Total output delay range	—	+/- 2.45	+/- 4.55	ns
$t_{PLL\_RSTR}$	Reset recovery time of the M-divider	—	11.0	—	ns
$t_{PLL\_RSTW}$	Minimum reset pulse width	—	6.0	—	ns

1. This condition assures that the output phase jitter ( $t_{JIT(\phi)}$ ) will remain within specification.

2. Accumulated jitter measured over 10,000 waveform samples.

## Boundary Scan Timing Specifications

Symbol	Parameter	Min.	Max.	Units
$t_{BTCP}$	TCK [BSCAN test] clock cycle	40	—	ns
$t_{BTCH}$	TCK [BSCAN test] pulse width high	20	—	ns
$t_{BTCL}$	TCK [BSCAN test] pulse width low	20	—	ns
$t_{BTSU}$	TCK [BSCAN test] setup time	8	—	ns
$t_{BTH}$	TCK [BSCAN test] hold time	10	—	ns
$t_{BRF}$	TCK [BSCAN test] rise and fall time	50	—	mV/ns
$t_{BTCO}$	TAP controller falling edge of clock to valid output	—	10	ns
$t_{BTOZ}$	TAP controller falling edge of clock to data output disable	—	10	ns
$t_{BTVO}$	TAP controller falling edge of clock to data output enable	—	10	ns
$t_{BVTCPSU}$	BSCAN test Capture register setup time	8	—	ns
$t_{BTCPH}$	BSCAN test Capture register hold time	10	—	ns
$t_{BTUCO}$	BSCAN test Update reg, falling edge of clock to valid output	—	25	ns
$t_{BTUOZ}$	BSCAN test Update reg, falling edge of clock to output disable	—	25	ns
$t_{BTUOV}$	BSCAN test Update reg, falling edge of clock to output enable	—	25	ns

**ispMACH 51024 Power Supply and NC Connections<sup>1</sup>**

Signal	484-Ball fpBGA <sup>2</sup>	676-Ball fpBGA <sup>2</sup>
V <sub>CC</sub>	B17, B2, B21, B6, C14, C9, E18, E5, F2, F21, J20, J3, P20, P3, U2, U21, Y14, Y9, AA17, AA2, AA21, AA6	B29, D6, D10, D12, D19, D21, D25, F4, F27, K4, K27, M4, M27, W4, W27, AA4, AA27, AE4, AE27, AG6, AG10, AG12, AG19, AG21, AG25, AJ2
V <sub>CCO0</sub>	B5, D7, E2, E6, E9, F5, G4, J5	E5, E7, E9, E11, F10, G5, J5, K6, L5
V <sub>CCO1</sub>	P5, U5, V6, V9, Y3	Y5, AA6, AB5, AD5, AE10, AF5, AF7, AF9, AF11
V <sub>CCO2</sub>	P18, U18, V14, V17, Y20	Y26, AA25, AB26, AD26, AE21, AF20, AF22, AF24, AF26
V <sub>CCO3</sub>	B18, D16, E14, E17, E21, F18, G19, J18	E20, E22, E24, E26, F21, G26, J26, K25, L26
V <sub>CCP0</sub>	L7	P5
V <sub>CCP1</sub>	N18	N26
V <sub>CCJ</sub>	P4	U6
V <sub>REF0</sub>	A9	C11
V <sub>REF1</sub>	AA10	AK10
V <sub>REF2</sub>	AA13	AJ21
V <sub>REF3</sub>	A15	E19
GND PLL 0	L6	R6
GND PLL 1	L16	P25
GND	A1, A22, C3, C20, D4, D19, E7, E16, G5, G7, G8, G9, G10, G11, G12, G13, G14, G15, G16, G18, H7, H8, H9, H10, H11, H12, H13, H14, H15, H16, J7, J8, J9, J10, J11, J12, J13, J14, J15, J16, K7, K8, K9, K10, K11, K12, K13, K14, K15, K16, L8, L9, L10, L11, L12, L13, L14, L15, M7, M8, M9, M10, M11, M12, M13, M14, M15, M16, N7, N8, N9, N10, N11, N12, N13, N14, N15, N16, P7, P8, P9, P10, P11, P12, P13, P14, P15, P16, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, T4, T7, T8, T9, T10, T11, T12, T13, T14, T15, T16, T19, W7, W16, AB1, AB22	A1, A30, B2, C3, C28, D8, D23, F7, F9, F11, F12, F19, F20, F22, F24, G6, G25, H4, H27, J6, J25, L6, L11, L12, L13, L14, L15, L16, L17, L18, L19, L20, L25, M6, M11, M12, M13, M14, M15, M16, M17, M18, M19, M20, M25, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, P11, P12, P13, P14, P15, P16, P17, P18, P19, P20, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, T11, T12, T13, T14, T15, T16, T17, T18, T19, T20, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, V11, V12, V13, V14, V15, V16, V17, V18, V19, V20, W6, W11, W12, W13, W14, W15, W16, W17, W18, W19, W20, W25, Y6, Y11, Y12, Y13, Y14, Y15, Y16, Y17, Y18, Y19, Y20, Y25, AB6, AB25, AC4, AC27, AD6, AD25, AE7, AE9, AE11, AE12, AE19, AE20, AE22, AE24, AG8, AG23, AH3, AH28, AK1, AK30
NC <sup>3</sup>	AA1	A14, A15, A16, A17, B14, B15, B16, B17, C13, C14, C15, C16, C17, C18, D13, D14, D15, D16, D17, D18, E13, E14, E15, E16, E17, E18, F13, F14, F15, F16, F17, F18, AE13, AE14, AE15, AE16, AE17, AE18, AF13, AF14, AF15, AF16, AF17, AF18, AG13, AG14, AG15, AG16, AG17, AG18, AH14, AH15, AH16, AH17, AH18, AJ14, AJ15, AJ16, AJ17, AJ18, AK14, AK15, AK16, AK17

1. All grounds must be electrically connected at the board level.

2. Not all grounds internally connected within the device.

3. NC pins are not to be connected to any active signals, VCC or GND.

**ispMACH 5768VG Logic Signal Connections (Continued)**

Bank No.	Signal	256 fpBGA	484 fpBGA
0	1A-30	NC	K5
0	GNDIO0	GND	GND
0	1B-30/CLK_OUT0	G6	N1
0	1B-28	NC	M2
0	1B-26	NC	P1
0	1B-24	NC	L4
0	1B-22	F5	N2
0	1B-20	E2	M3
0	1B-18	E1	L5
0	1B-16	F4	R1
0	1B-14	F3	P2
0	1B-12	F2	N3
0	GNDIO0	GND	GND
0	1B-10	G5	M6
0	1B-8	G4	M5
0	1B-6/PLL_RST0	F1	M4
0	1B-4/PLL_FBK0	G2	N4
0	1B-2	G1	N6
0	1B-0	H5	N5
1	2B-0	K1	R5
1	2B-2	K2	T2
1	2B-4	L1	T5
1	2B-6	J5	T3
1	2B-8	L2	U1
1	2B-10	K4	U4
1	GNDIO1	GND	GND
1	2B-12	M1	V1
1	2B-14	L3	U3
1	2B-16	L4	V5
1	2B-18	K5	V2
1	2B-20	M2	W1
1	2B-22	N1	V3
1	2B-24	NC	W2
1	2B-26	K6	Y1
1	2B-28	L5	Y2
1	2B-30	N2	W3
1	2A-30	L6	AA3
1	2A-28	L7	W4
1	GNDIO1	GND	GND
1	2A-26	P1	W5
1	2A-24	P2	Y4
1	2A-22	N3	T6
1	2A-20	R4	Y5

Bank No.	Signal	256 fpBGA	484 fpBGA
1	2A-18	NC	U6
1	2A-16	R1	AA4
1	2A-14	NC	NC
1	2A-12	NC	NC
1	GNDIO1	GND	GND
1	2A-10	NC	NC
1	2A-8	NC	NC
1	2A-6	T1	W6
1	2A-4	T2	V4
1	2A-2	R2	U7
1	2A-0	T3	AB2
1	2D-0	R3	V7
1	2D-2	P4	AA5
1	GNDIO1	GND	GND
1	2D-4	T4	AB3
1	2D-6	N4	Y6
1	2D-8	M4	AB4
1	2D-10	N5	Y7
1	2D-12	R5	AB5
1	2D-14	T5	V8
1	2D-16	NC	AA7
1	2D-18	NC	Y8
1	2D-20	NC	AB6
1	2D-22	T6	W8
1	2D-24	R6	AA8
1	2D-26	P6	Y10
1	GNDIO1	GND	GND
1	2D-28	M5	U8
1	2D-30	T7	AB7
1	2C-0	T8	U9
1	2C-2	R8	AA9
1	2C-4	M6	W9
1	2C-6	N6	AB8
1	2C-8	R7	U10
1	2C-10	T9	AB9
1	2C-12	T10	V11
1	2C-14/VREF1	M7	AA10
1	2C-16	N7	V10
1	2C-18	P8	AB10
1	GNDIO1	GND	GND
1	2C-20	R9	W10
1	2C-22	N8	W11
1	2C-24	M8	U11

**ispMACH 51024VG Logic Signal Connections (Continued)**

<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
1	3A-4	V4	AJ4
1	3A-2	U7	AK3
1	3A-0	AB2	AK4
1	3D-0	V7	AJ5
1	3D-2	AA5	AH6
1	GNDIO1	GND	GND
1	3D-4	AB3	AF8
1	3D-6	Y6	AG7
1	3D-8	AB4	AK5
1	3D-10	Y7	AJ6
1	3D-12	AB5	AH7
1	3D-14	V8	AK6
1	3D-16	AA7	AJ7
1	3D-18	Y8	AH8
1	3D-20	AB6	AG9
1	3D-22	W8	AK7
1	3D-24	AA8	AF10
1	3D-26	Y10	AJ8
1	GNDIO1	GND	GND
1	3D-28	U8	AH9
1	3D-30	AB7	AK8
1	3C-0	U9	AJ9
1	3C-2	AA9	AH10
1	3C-4	W9	AK9
1	3C-6	AB8	AG11
1	3C-8	U10	AJ10
1	3C-10	AB9	AF12
1	3C-12	V11	AH11
1	3C-14/VREF1	AA10	AK10
1	3C-16	V10	AJ11
1	3C-18	AB10	AK11
1	GNDIO1	GND	GND
1	3C-20	W10	AH12
1	3C-22	W11	AJ12
1	3C-24	U11	AK12
1	3C-26	AA11	AH13
1	3C-28	V12	AJ13
1	3C-30	AB11	AK13
2	4C-30	W12	AK18
2	4C-28	Y11	AK19
2	4C-26	Y12	AJ19
2	4C-24	AB12	AH19
2	4C-22	U12	AK20

<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
2	4C-20	AA12	AJ20
2	GNDIO2	GND	GND
2	4C-18	Y13	AK21
2	4C-16	AB13	AH20
2	4C-14	W13	AF19
2	4C-12/VREF2	AA13	AJ21
2	4C-10	U13	AG20
2	4C-8	AB14	AK22
2	4C-6	V13	AH21
2	4C-4	AA14	AJ22
2	4C-2	U14	AK23
2	4C-0	AB15	AH22
2	4D-30	Y15	AJ23
2	4D-28	AB16	AK24
2	GNDIO2	GND	GND
2	4D-26	AA15	AF21
2	4D-24	W14	AG22
2	4D-22	AB17	AH23
2	4D-20	Y16	AJ24
2	4D-18	AA16	AK25
2	4D-16	Y17	AH24
2	4D-14	AB18	AJ25
2	4D-12	V15	AK26
2	4D-10	AB19	AJ26
2	4D-8	W15	AH25
2	4D-6	AB20	AG24
2	4D-4	AA18	AF23
2	GNDIO2	GND	GND
2	4D-2	U15	AK27
2	4D-0	W17	AK28
2	4A-0	U16	AJ27
2	4A-2	AA19	AH26
2	4A-4	V16	AE23
2	4A-6	AB21	AK29
2	4A-8	NC	AJ28
2	4A-10	NC	AH27
2	GNDIO2	GND	GND
2	4A-12	NC	AG26
2	4A-14	NC	AF25
2	4A-16	Y18	AJ29
2	4A-18	W18	AG27
2	4A-20	AA20	AJ30
2	4A-22	W19	AH29

**ispMACH 51024VG Logic Signal Connections (Continued)**

<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
2	4A-24	Y19	AE25
2	4A-26	V19	AG28
2	GNDIO2	GND	GND
2	4A-28	Y21	AF27
2	4A-30	W20	AE26
2	4B-30	AA22	AH30
2	4B-28	W21	AG29
2	4B-26	Y22	AF28
2	4B-24	V20	AG30
2	4B-22	V21	AF29
2	4B-20	W22	AC25
2	4B-18	V18	AE28
2	4B-16	U20	AF30
2	4B-14	V22	AD27
2	4B-12	U19	AE29
2	GNDIO2	GND	GND
2	4B-10	U17	AC26
2	4B-8	U22	AD28
2	4B-6	T20	AE30
2	4B-4	T21	AD29
2	4B-2	T17	AC28
2	4B-0	R20	AD30
2	5A-0	NC	AC29
2	5A-2	NC	AB27
2	5A-4	NC	AC30
2	5A-6	NC	AB28
2	5A-8	NC	AA26
2	5A-10	NC	AB29
2	GNDIO2	GND	GND
2	5A-12	NC	AB30
2	5A-14	NC	AA28
2	5A-16	NC	AA29
2	5A-18	NC	AA30
2	5A-20	NC	Y27
2	5A-22	NC	Y28
2	5A-24	NC	Y29
2	5A-26	NC	W26
2	5A-28	NC	Y30
2	5A-30	NC	W28
2	GNDIO2	GND	GND
2	5B-30	NC	W29
2	5B-28	NC	W30
2	5B-26	NC	V25


<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
2	5B-24	NC	V26
2	5B-22	NC	V27
2	5B-20	NC	V28
2	5B-18	NC	V29
2	5B-16	NC	V30
2	5B-14	NC	U25
2	5B-12	NC	U27
2	GNDIO2	GND	GND
2	5B-10	NC	U28
2	5B-8	NC	U29
2	5B-6	NC	U30
2	5B-4	NC	T27
2	5B-2	NC	T28
2	5B-0	NC	T29
3	6B-0	R21	T30
3	6B-2	T22	R29
3	6B4/PLL_FBK1	P21	R27
3	6B6/PLL_RST1	N20	R28
3	6B-8	R22	R30
3	6B-10	N21	P30
3	GNDIO3	GND	GND
3	6B-12	M18	P29
3	6B-14	N19	P28
3	6B-16	P22	P27
3	6B-18	M20	N30
3	6B-20	N22	N29
3	6B-22	N17	N28
3	6B-24	M19	N27
3	6B-26	M21	N25
3	6B-28	L19	M30
3	6B-30/CLK_OUT1	L20	M29
3	GNDIO3	GND	GND
3	6A-30	M17	M28
3	6A-28	M22	L30
3	6A-26	K20	M26
3	6A-24	L18	L29
3	6A-22	L21	L28
3	6A-20	K19	L27
3	6A-18	L22	K30
3	6A-16	K17	K29
3	6A-14	K22	K28
3	6A-12	L17	J30
3	GNDIO3	GND	GND

**ispMACH 51024VG Logic Signal Connections (Continued)**

<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
3	6A-10	K21	J29
3	6A-8	K18	K26
3	6A-6	J17	J28
3	6A-4	J19	H30
3	6A-2	J22	J27
3	6A-0	J21	H29
3	7B-0	H19	G30
3	7B-2	H20	H28
3	7B-4	H17	G29
3	7B-6	H18	F30
3	7B-8	H22	G28
3	7B-10	H21	H26
3	GNDIO3	GND	GND
3	7B-12	G20	F29
3	7B-14	G22	G27
3	7B-16	G17	E30
3	7B-18	G21	F28
3	7B-20	F19	H25
3	7B-22	F20	E29
3	7B-24	F22	D30
3	7B-26	E22	E28
3	7B-28	E19	D29
3	7B-30	E20	C30
3	7A-30	D22	F26
3	7A-28	D21	E27
3	GNDIO3	GND	GND
3	7A-26	D20	D28
3	7A-24	C22	F25
3	7A-22	C18	C29
3	7A-20	C19	B30
3	7A-18	D17	D27
3	7A-16	C21	E25
3	7A-14	NC	D26
3	7A-12	NC	C27
3	GNDIO3	GND	GND
3	7A-10	NC	B28
3	7A-8	NC	A29
3	7A-6	B22	F23
3	7A-4	D18	C26
3	7A-2	B20	B27
3	7A-0	F17	A28
3	7D-0	B19	A27
3	7D-2	C17	B26

<b>Bank No.</b>	<b>Signal</b>	<b>484 fpBGA</b>	<b>676 fpBGA</b>
3	GNDIO3	GND	GND
3	7D-4	A21	E23
3	7D-6	D15	D24
3	7D-8	A20	C25
3	7D-10	C16	A26
3	7D-12	A19	B25
3	7D-14	F16	C24
3	7D-16	B16	A25
3	7D-18	D14	B24
3	7D-20	A18	C23
3	7D-22	F15	D22
3	7D-24	A17	A24
3	7D-26	B15	E21
3	GNDIO3	GND	GND
3	7D-28	A16	B23
3	7D-30	F14	C22
3	7C-0	C15	A23
3	7C-2	D13	B22
3	7C-4	E15	C21
3	7C-6	F13	A22
3	7C-8	B14	D20
3	7C-10	E13	B21
3	7C-12/VREF3	A15	E19
3	7C-14	D12	C20
3	7C-16	A14	A21
3	7C-18	B13	B20
3	GNDIO3	GND	GND
3	7C-20	A13	A20
3	7C-22	B12	C19
3	7C-24	C13	B19
3	7C-26	A12	A19
3	7C-28	C12	B18
3	7C-30	A11	A18
—	GCLK0	P6	R5
—	GCLK1	R6	T6
—	GCLK2	P17	R25
—	GCLK3	P19	P26
—	GOE0	R18	T26
—	GOE1	R17	R26
—	RESETB	R19	T25
—	TCK	R3	U5
—	TDI	R2	T5
—	TDO	R4	V5

## Part Number Description



0212/ispm5vg

## Ordering Information

### Commercial

Part Number	Package	Pin Count	Macrocells	Tpd	Voltage
LC51024VG-5F484C	fpBGA	484	1024	5	3.3
LC51024VG-75F484C	fpBGA	484	1024	7.5	3.3
LC51024VG-10F484C	fpBGA	484	1024	10	3.3
LC51024VG-5F676C	fpBGA	676	1024	5	3.3
LC51024VG-75F676C	fpBGA	676	1024	7.5	3.3
LC51024VG-10F676C	fpBGA	676	1024	10	3.3
LC5768VG-5F256C	fpBGA	256	768	5	3.3
LC5768VG-75F256C	fpBGA	256	768	7.5	3.3
LC5768VG-10F256C	fpBGA	256	768	10	3.3
LC5768VG-5F484C	fpBGA	484	768	5	3.3
LC5768VG-75F484C	fpBGA	484	768	7.5	3.3
LC5768VG-10F484C	fpBGA	484	768	10	3.3

Note: the ispMACH 5000VG family is dual-marked with both Commercial and Industrial grades. The Commercial speed grade is one speed grade faster (i.e. LC51024VG-75F484C) than the Industrial speed grade (i.e. LC51024VG-10F484I).

**Industrial**

<b>Part Number</b>	<b>Package</b>	<b>Pin Count</b>	<b>Macrocells</b>	<b>Tpd</b>	<b>Voltage</b>
LC51024VG-75F484I	fpBGA	484	1024	7.5	3.3
LC51024VG-10F484I	fpBGA	484	1024	10	3.3
LC51024VG-12F484I	fpBGA	484	1024	12	3.3
LC51024VG-75F676I	fpBGA	676	1024	7.5	3.3
LC51024VG-10F676I	fpBGA	676	1024	10	3.3
LC51024VG-12F676I	fpBGA	676	1024	12	3.3
LC5768VG-75F256I	fpBGA	256	768	7.5	3.3
LC5768VG-10F256I	fpBGA	256	768	10	3.3
LC5768VG-12F256I	fpBGA	256	768	12	3.3
LC5768VG-75F484I	fpBGA	484	768	7.5	3.3
LC5768VG-10F484I	fpBGA	484	768	10	3.3
LC5768VG-12F484I	fpBGA	484	768	12	3.3

Note: the ispMACH 5000VG family is dual-marked with both Commercial and Industrial grades. The Commercial speed grade is one speed grade faster (i.e. LC51024VG-75F484C) than the Industrial speed grade (i.e. LC51024VG-10F484I).

## For Further Information

In addition to this data sheet, the following technical notes may be helpful when designing with the ispMACH 5000VG family:

- *ispMACH 5000VG sysIO Design and Usage Guidelines* (TN1000)
- *ispMACH 5000VG Timing Model Design and Usage Guidelines* (TN1001)
- *Power Estimation in ispMACH 5000VG Devices* (TN1002)
- *ispMACH 5000VG PLL Usage Guidelines* (TN1003)