



Welcome to [E-XFL.COM](#)

## Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

## **Applications of Embedded - CPLDs**


### **Details**

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Programmable Type               | In System Programmable  |
| Delay Time tpd(1) Max           | 12 ns   |
| Voltage Supply - Internal       | 3V ~ 3.6V   |
| Number of Logic Elements/Blocks | 32  |
| Number of Macrocells            | 1024  |
| Number of Gates                 | -   |
| Number of I/O                   | 304   |
| Operating Temperature           | -40°C ~ 105°C (TJ)  |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 484-BBGA  |
| Supplier Device Package         | 484-FPBGA (23x23)   |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024vg-12f484i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lc51024vg-12f484i</a> |

## Product Term Sharing Array

The Product Term Sharing Array (PTSA) consists of 32 inputs from the Dual-OR Array (Expandable PTSA OR) and 32 outputs directly to the macrocells. Each output is the OR term of any combination of the seven Expandable PTSA OR terms connected to that output. Every Nth macrocell is connected to N-3, N-2, N-1, N, N+1, N+2 and N+3 PTSA OR terms via a programmable connection. This wraps around the logic, Macrocell 0 gets its logic from 29, 30, 31, 0, 1, 2, 3. The Expandable PTSA OR used in conjunction with the PTSA allows wide functions to be implemented easily and efficiently. Without using the Expandable PTSA OR capability, the greatest number of product terms that can be included in a single function with one pass of delay is 35. Figure 6 shows the graphical representation of the PTSA.

**Figure 6. Product Term Sharing Array**




## Macrocell

The 32 registered macrocells in the GLB are driven by the 32 outputs from the PTSA or the PTSA bypass. Each macrocell contains a programmable XOR gate, a programmable register/latch flip-flop and the necessary clocks and control logic to allow combinatorial or registered operation.

The macrocells each have two outputs, which can be fed to the SRP, GRP and I/O cell. This dual or concurrent output capability from the macrocell gives efficient use of the hardware resources. One output can be a registered function for example, while the other output can be an unrelated combinatorial function. A direct register input from the I/O cell facilitates efficient use of the macrocell to construct high-speed input registers.

Macrocell registers can be clocked from one of several global or product term clocks available on the device. A global and product term clock enable is also provided, eliminating the need to gate the clock to the macrocell registers directly. Reset and preset for the macrocell register is provided from both global and product term signals. The macrocell register can be programmed to operate as a D-type register or a D-type latch. Figure 7 is a graphical representation of the ispMACH 5000VG macrocell.

**Figure 7. Macrocell**

## I/O Cell

The I/O cell of the ispMACH 5000VG device provides a high degree of flexibility. It includes the sysIO feature and an enhanced output enable MUX for optimal performance both on- and off-chip. The sysIO feature allows I/O cells to be configured to different I/O standards, drive strengths and slew rates. The enhanced output enable MUX provides up to 14 different output enable choices per I/O cell.

The I/O cell contains an output enable (OE) MUX, a programmable tri-state output buffer, a programmable input buffer, a programmable pull-up resistor, a programmable pull-down resistor and a programmable bus-keeper latch. The I/O cell receives its input from its associated macrocell. The I/O cell has a feedback line to its associated macrocell and a direct path to the GRP and SRP.

The output enable (OE) MUX selects the OE signal per I/O cell. The inputs to the OE MUX are the four Shared PTOE signals, PTOE and the two GOE signals. The OE MUX also has the ability to choose either the true or inverse of each of these signals. The output of the OE MUX goes through a logical AND with the TOE signal to allow easy tri-stating of the outputs for testing purposes.

The four shared PTOE signals are derived from PT163 of each GLB in the segment. The PTOE signal is derived from the first product term in each macrocell cluster, which is directly routed to the OE MUX. Therefore, every I/O cell can have a different OE signal. Figure 8 is a graphical representation of the I/O cell.

## DC Electrical Characteristics

### Over Recommended Operating Conditions

| Symbol             | Parameter                             | Condition   | Min                   | Typ | Max                   | Units   |
|--------------------|---------------------------------------|---|-----------------------|-----|-----------------------|---------|
| $I_{IL}, I_{IH}^1$ | Input or I/O Leakage Current          | $0V \leq V_{IN} \leq V_{IH} (\text{MAX})$                   | —                     | —   | $+/-10$               | $\mu A$ |
| $I_{PU}^2$         | I/O Weak Pull-up Resistor Current     | $0 \leq V_{IN} \leq 0.7 V_{CCO}$                            | $V_{CCO} = 3.3$       | -30 | —                     | -150    |
|                    |                                       |   | $V_{CCO} = 2.5$       | -20 | —                     | -150    |
|                    |                                       |   | $V_{CCO} = 1.8$       | -10 | —                     | -150    |
| $I_{PD}^2$         | I/O Weak Pull-down Resistor Current   | $V_{IL} (\text{MAX}) \leq V_{IN} \leq V_{IH} (\text{MAX})$  | 30                    | —   | 150                   | $\mu A$ |
| $I_{BHLS}^2$       | Bus Hold Low Sustaining Current       | $V_{IN} = V_{IL} (\text{MAX})$                              | 30                    | —   | —                     | $\mu A$ |
| $I_{BHHS}^2$       | Bus Hold High Sustaining Current      | $V_{IN} = 0.7 V_{CCO}$                                      | $V_{CCO} = 3.3$       | -30 | —                     | —       |
|                    |                                       |   | $V_{CCO} = 2.5$       | -20 | —                     | —       |
|                    |                                       |   | $V_{CCO} = 1.8$       | -10 | —                     | —       |
| $I_{BHLO}^2$       | Bus Hold Low Overdrive Current        | $0V \leq V_{IN} \leq V_{IH} (\text{MAX})$                   | —                     | —   | 150                   | $\mu A$ |
| $I_{BHHO}^2$       | Bus Hold High Overdrive Current       | $0V \leq V_{IN} \leq V_{IH} (\text{MAX})$                   | —                     | —   | -150                  | $\mu A$ |
| $I_{CC}^{3,4,5}$   | Operating Power Supply Current        | $V_{CC} = 3.3V$   | —                     | 380 | —                     | mA      |
| $V_{BHT}$          | Bus Hold Trip Points                  |   | $V_{IL} (\text{MAX})$ | —   | $V_{IH} (\text{MIN})$ | V       |
| $C_1$              | I/O Capacitance <sup>3</sup>          | $V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | —                     | 10  | —                     | pf      |
|                    |                                       | $V_{CCO} = 3.3V, 2.5, 1.8, 1.5$                             |                       |     |                       |         |
| $C_2$              | Clock Capacitance <sup>3</sup>        | $V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | —                     | 10  | —                     | pf      |
|                    |                                       | $V_{CCO} = 3.3V, 2.5, 1.8, 1.5$                             |                       |     |                       |         |
| $C_3$              | Global Input Capacitance <sup>3</sup> | $V_{CC} = 3.3V, V_{IO} = 0 \text{ to } V_{IH} (\text{MAX})$ | —                     | 10  | —                     | pf      |
|                    |                                       | $V_{CCO} = 3.3V, 2.5, 1.8, 1.5$                             |                       |     |                       |         |

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Bus maintenance circuits are disabled.

2. Only available for LVC MOS and LV TTL standards.

3.  $T_A = 25^\circ C$ ,  $f = 1.0\text{MHz}$ .

4. Device configured with 16-bit counters.

5.  $I_{CC}$  varies with specific device configuration and operating frequency.

## sysIO DC Electrical Characteristics

Over Recommended Operating Conditions

| Standard                 | $V_{IL}$ |                  | $V_{IH}$         |         | $V_{OL}$<br>Max (V) | $V_{OH}$<br>Min (V) | $I_{OL}^2$<br>(mA)    | $I_{OH}^2$<br>(mA)         |
|--------------------------|----------|------------------|------------------|---------|---------------------|---------------------|-----------------------|----------------------------|
|                          | Min (V)  | Max (V)          | Min (V)          | Max (V) |                     |                     |                       |                            |
| LVC MOS 3.3 <sup>1</sup> | -0.3     | 0.8              | 2.0              | 5.5     | 0.4                 | 2.4                 | 20                    | -20                        |
| LVC MOS 3.3              | -0.3     | 0.8              | 2.0              | 5.5     | 0.4                 | 2.4                 | 16, 12<br>8, 5.33, 4  | -16, -12,<br>-8, -5.33, -4 |
|                          |          |                  |                  |         | 0.2                 | $V_{CCO} - 0.2$     | 0.1                   | -0.1                       |
| LV TTL                   | -0.3     | 0.8              | 2.0              | 5.5     | 0.4                 | 2.4                 | 20                    | -20                        |
|                          |          |                  |                  |         | 0.2                 | $V_{CCO} - 0.2$     | 0.1                   | -0.1                       |
| LVC MOS 2.5              | -0.3     | 0.7              | 1.7              | 3.6     | 0.4                 | $V_{CCO} - 0.4$     | 16, 12, 8,<br>5.33, 4 | -16, -12, -8,<br>-5.33, -4 |
|                          |          |                  |                  |         | 0.2                 | $V_{CCO} - 0.2$     | 0.1                   | -0.1                       |
| LVC MOS 1.8              | -0.3     | $0.35V_{CCO}$    | $0.65V_{CCO}$    | 3.6     | 0.4                 | $V_{CCO} - 0.4$     | 12, 8,<br>5.33, 4     | -12, -8,<br>-5.33, -4      |
|                          |          |                  |                  |         | 0.2                 | $V_{CCO} - 0.2$     | 0.1                   | -0.1                       |
| PCI 3.3                  | -0.3     | $0.3V_{CCO}$     | $0.5V_{CCO}$     | 3.6     | $0.1V_{CCO}$        | $0.9V_{CCO}$        | 1.5                   | -0.5                       |
| PCI-X                    | -0.3     | $0.35V_{CCO}$    | $0.5V_{CCO}$     | 3.6     | $0.1V_{CCO}$        | $0.9V_{CCO}$        | 1.5                   | -0.5                       |
| AGP-1X                   | -0.3     | $0.3V_{CCO}$     | $0.5V_{CCO}$     | 3.6     | $0.1V_{CCO}$        | $0.9V_{CCO}$        | 1.5                   | -0.5                       |
| SSTL3 class I            | -0.3     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6     | 0.7                 | $V_{CCO} - 1.1$     | 8                     | -8                         |
| SSTL3 class II           | -0.3     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6     | 0.5                 | $V_{CCO} - 0.9$     | 16                    | -16                        |
| SSTL2 class I            | -0.3     | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6     | 0.54                | $V_{CCO} - 0.62$    | 7.6                   | -7.6                       |
| SSTL2 class II           | -0.3     | $V_{REF} - 0.18$ | $V_{REF} + 0.18$ | 3.6     | 0.35                | $V_{CCO} - 0.43$    | 15.2                  | -15.2                      |
| CTT 3.3                  | -0.3     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6     | $V_{REF} - 0.4$     | $V_{REF} + 0.4$     | 8                     | -8                         |
| CTT 2.5                  | -0.3     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6     | $V_{REF} - 0.4$     | $V_{REF} + 0.4$     | 8                     | -8                         |
| HSTL class I             | -0.3     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6     | 0.4                 | $V_{CCO} - 0.4$     | 8                     | -8                         |
| HSTL class III           | -0.3     | $V_{REF} - 0.1$  | $V_{REF} + 0.1$  | 3.6     | 0.4                 | $V_{CCO} - 0.4$     | 24                    | -8                         |
| GTL+                     | -0.3     | $V_{REF} - 0.2$  | $V_{REF} + 0.2$  | 3.6     | 0.6                 | n/a                 | 36                    | n/a                        |

1. Software default setting

2. The average DC current drawn by I/Os between adjacent bank GND connections, or between the last GND in an I/O bank and the end of the I/O bank, as shown in the logic signals connection table, shall not exceed 96mA.

## sysIO Differential Input DC Electrical Characteristics and Operating Conditions

| Symbol             | Parameter                         | Test Conditions                        | Min                | Max             |
|--------------------|-----------------------------------|--|--------------------|-----------------|
| $V_{INP}, V_{INM}$ | LVDS Input voltage                | —                                      | 0                  | 2.4             |
| $V_{THD}$          | LVDS Differential input threshold | —                                      | $\pm 100\text{mV}$ | —               |
| $V_{IL}$           | LVPECL Input Voltage Low          | $V_{CC} = 3.0 \text{ to } 3.6\text{V}$ | $V_{CC} - 1.81$    | $V_{CC} - 1.48$ |
|                    |                                   | $V_{CC} = 3.3\text{V}$                 | 1.49V              | 1.83V           |
| $V_{IH}$           | LVPECL Input Voltage High         | $V_{CC} = 3.0 \text{ to } 3.6\text{V}$ | $V_{CC} - 1.17$    | $V_{CC} - 0.88$ |
|                    |                                   | $V_{CC} = 3.3\text{V}$                 | 2.14V              | 2.42V           |

**ispMACH 5768VG External Switching Characteristics**

Over Recommended Operating Conditions

| Parameter                     | Description <sup>1,2,3</sup>  | -5    |      | -75   |       | -10   |      | -12   |      | Units |
|-------------------------------|---|-------|------|-------|-------|-------|------|-------|------|-------|
|                               |   | Min   | Max  | Min   | Max   | Min   | Max  | Min   | Max  |       |
| t <sub>PD</sub>               | Data propagation delay, 5-PT bypass   | —     | 5.0  | —     | 7.5   | —     | 10.0 | —     | 12.0 | ns    |
| t <sub>PD_PTSA</sub>          | Data propagation delay, intrasegment path   | —     | 6.0  | —     | 9.0   | —     | 11.5 | —     | 13.5 | ns    |
| t <sub>PD_GLOBAL</sub>        | Data propagation delay, intersegment path   | —     | 6.5  | —     | 9.75  | —     | 13.0 | —     | 16.0 | ns    |
| t <sub>S</sub>                | GLB register setup time before clock, 5-PT bypass                                   | 3.0   | —    | 5.0   | —     | 7.5   | —    | 9.3   | —    | ns    |
| t <sub>S_PTSA</sub>           | GLB register setup time before clock  | 3.0   | —    | 6.0   | —     | 8.5   | —    | 10.0  | —    | ns    |
| t <sub>SIR</sub>              | GLB register setup time before clock, input register path                           | 2.8   | —    | 3.0   | —     | 4.0   | —    | 5.0   | —    | ns    |
| t <sub>H</sub>                | GLB register hold time before clock, 5-PT bypass                                    | 0.0   | —    | 0.0   | —     | 0.0   | —    | 0.0   | —    | ns    |
| t <sub>H_PTSA</sub>           | GLB register hold time before clock   | 0.0   | —    | 0.0   | —     | 0.0   | —    | 0.0   | —    | ns    |
| t <sub>HIR</sub>              | GLB register hold time before clock, input reg. path                                | 0.0   | —    | 0.0   | —     | 0.0   | —    | 0.0   | —    | ns    |
| t <sub>CO</sub>               | GLB register clock-to-output delay  | —     | 4.4  | —     | 5.0   | —     | 6.0  | —     | 7.0  | ns    |
| t <sub>R</sub>                | External reset pin to output delay  | —     | 6.5  | —     | 9.0   | —     | 10.0 | —     | 10.9 | ns    |
| t <sub>RW</sub>               | External reset pulse duration   | 4.0   | —    | 6.0   | —     | 8.0   | —    | 9.5   | —    | ns    |
| t <sub>LPTOE/DIS</sub>        | Input to output local product term output enable/disable                            | —     | 7.0  | —     | 9.75  | —     | 11.5 | —     | 13.4 | ns    |
| t <sub>SPTOE/DIS</sub>        | Input to output segment product term output enable/disable                          | —     | 8.0  | —     | 11.25 | —     | 17.5 | —     | 20.4 | ns    |
| t <sub>GOE/DIS</sub>          | Global OE input to output enable/disable  | —     | 6.2  | —     | 7.5   | —     | 8.85 | —     | 10.0 | ns    |
| t <sub>CW</sub>               | Global clock width, high or low   | 1.6   | —    | 2.75  | —     | 3.6   | —    | 4.3   | —    | ns    |
| t <sub>GW</sub>               | Global gate width low (for low transparent) or high (for high transparent)          | 1.8   | —    | 2.75  | —     | 3.6   | —    | 4.3   | —    | ns    |
| t <sub>WIR</sub>              | Input register clock width, high or low   | 1.8   | —    | 2.75  | —     | 3.6   | —    | 4.3   | —    | ns    |
| t <sub>SKEW</sub>             | Clock-to-out skew, block level  | —     | 0.25 | —     | 0.35  | —     | 0.45 | —     | 0.55 | ns    |
|                               | Clock-to-out skew, segment level  | —     | 0.4  | —     | 0.5   | —     | 0.6  | —     | 0.7  | ns    |
| f <sub>MAX</sub> <sup>4</sup> | Clock frequency with internal feedback  | 178.6 | —    | 117.0 | —     | 87.0  | —    | 73.0  | —    | MHz   |
| f <sub>MAX</sub> (Ext.)       | Clock frequency with external feedback, 1/ (t <sub>S_PTSA</sub> + t <sub>CO</sub> ) | 135.1 | —    | 90.9  | —     | 69.0  | —    | 58.8  | —    | MHz   |
| f <sub>MAX</sub> (Tog.)       | Clock frequency max Toggle  | 312.5 | —    | 181.0 | —     | 138.0 | —    | 116.0 | —    | MHz   |


Timing v.1.20

1. Timing numbers are based on default LVCMS 3.3 I/O Buffers. Use timing adjusters provided to calculate timing for other standards.
2. Measured using standard switching circuit, assuming segment and global routing loading of 1, worst case PTSA loading and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using SRP feedback.

## Timing Model

The task of determining the timing through the ispMACH 5000VG family, like any CPLD, is relatively simple. The timing model provided in Figure 11 shows the specific delay paths. Once the implementation of a given function is determined either conceptually or from the software report file, the delay path of the function can easily be determined from the timing model. The Lattice design tools report the timing delays based on the same timing model for a particular design. Note that the internal timing parameters are given for reference only, and are not tested. The external timing parameters are tested and guaranteed for every device. For more information on the timing model and usage, please refer to Technical Note TN1001: *ispMACH 5000VG Timing Model Design and Usage Guidelines*.

**Figure 11. ispMACH 5000VG Timing Model**



**ispMACH 5768VG Internal Timing Parameters**

Over Recommended Operating Conditions

| Parameter                    | Description  | -5   |      | -75  |      | -10  |      | -12  |      | Units |
|------------------------------|--|------|------|------|------|------|------|------|------|-------|
|                              |  | Min  | Max  | Min  | Max  | Min  | Max  | Min  | Max  |       |
| <b>In/Out Delays</b>         |  |      |      |      |      |      |      |      |      |       |
| $t_{IN}$                     | Input Buffer Delay   | —    | 0.65 | —    | 0.95 | —    | 1.25 | —    | 1.40 | ns    |
| $t_{GCLK\_IN}$               | Global Clock Input Buffer Delay                                    | —    | 0.65 | —    | 0.95 | —    | 1.25 | —    | 1.40 | ns    |
| $t_{GOE}$                    | Global OE Pin Delay  | —    | 4.05 | —    | 5.00 | —    | 6.00 | —    | 7.00 | ns    |
| $t_{BUF}$                    | Delay through Output Buffer  | —    | 1.15 | —    | 1.50 | —    | 1.75 | —    | 1.90 | ns    |
| $t_{EN}$                     | Output Enable Time   | —    | 2.15 | —    | 2.50 | —    | 2.85 | —    | 3.00 | ns    |
| $t_{DIS}$                    | Output Disable Time  | —    | 2.15 | —    | 2.50 | —    | 2.85 | —    | 3.00 | ns    |
| $t_{RSTb}$                   | Global RESETbar Pin Delay  | —    | 4.60 | —    | 6.50 | —    | 7.00 | —    | 7.50 | ns    |
| <b>Routing Delays</b>        |  |      |      |      |      |      |      |      |      |       |
| $t_{ROUTE}$                  | Delay through SRP  | —    | 2.80 | —    | 4.20 | —    | 5.65 | —    | 6.90 | ns    |
| $t_{PTSA}$                   | Product Term Sharing Array Delay                                   | —    | 0.40 | —    | 1.85 | —    | 2.35 | —    | 2.50 | ns    |
| $t_{PDB}$                    | 5-PT Bypass Propagation Delay                                      | —    | 0.40 | —    | 0.85 | —    | 1.35 | —    | 1.80 | ns    |
| $t_{PDI}$                    | Macrocell Propagation Delay  | —    | 1.00 | —    | 0.50 | —    | 0.50 | —    | 0.80 | ns    |
| $t_{INREG}$                  | Input Buffer to Macrocell Register Delay                           | —    | 3.00 | —    | 3.05 | —    | 3.50 | —    | 4.40 | ns    |
| $t_{FBK}$                    | Internal Feedback Delay  | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | ns    |
| $t_{GCLK}$                   | Global Clock Tree Delay  | —    | 0.85 | —    | 0.70 | —    | 0.55 | —    | 0.65 | ns    |
| $t_{PLL\_DELAY}$             | Programmable PLL Delay Increment                                   | —    | 0.50 | —    | 0.50 | —    | 0.50 | —    | 0.50 | ns    |
| $t_{PLL\_SEC\_DELAY}$        | Additional Delay When Using Secondary PLL Output                   | —    | 0.60 | —    | 0.60 | —    | 0.60 | —    | 0.60 | ns    |
| $t_{GRP}$                    | Global Routing Pool Delay  | —    | 1.50 | —    | 2.25 | —    | 3.00 | —    | 4.00 | ns    |
| <b>Register/Latch Delays</b> |  |      |      |      |      |      |      |      |      |       |
| $t_S$                        | D-Register Setup Time  | 0.65 | —    | 0.65 | —    | 1.05 | —    | 1.25 | —    | ns    |
| $t_{S\_PT}$                  | D-Register Setup Time with PT Clock                                | 0.65 | —    | 0.65 | —    | 1.05 | —    | 1.25 | —    | ns    |
| $t_H$                        | D-Register Hold Time   | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{ST}$                     | T-Register Setup Time  | 1.15 | —    | 1.15 | —    | 1.55 | —    | 1.75 | —    | ns    |
| $t_{ST\_PT}$                 | T-Register Setup Time with PT Clock                                | 1.15 | —    | 1.15 | —    | 1.55 | —    | 1.75 | —    | ns    |
| $t_{HT}$                     | T-Register Hold Time   | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{COi}$                    | Register Clock to Output/Feedback MUX Time                         | —    | 1.75 | —    | 1.85 | —    | 2.45 | —    | 3.05 | ns    |
| $t_{CES}$                    | Clock Enable Setup Time  | 2.60 | —    | 3.90 | —    | 5.05 | —    | 5.95 | —    | ns    |
| $t_{CEH}$                    | Clock Enable Hold Time   | 0.60 | —    | 0.90 | —    | 1.20 | —    | 1.45 | —    | ns    |
| $t_{SL}$                     | Latch Setup Time   | 2.80 | —    | 4.20 | —    | 5.50 | —    | 6.60 | —    | ns    |
| $t_{SL\_PT}$                 | Latch Setup Time with PT Clock                                     | 2.80 | —    | 4.20 | —    | 5.50 | —    | 6.60 | —    | ns    |
| $t_{HL}$                     | Latch Hold Time  | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{GOi}$                    | Latch Gate to Output/Feedback MUX Time                             | —    | 1.75 | —    | 2.50 | —    | 3.50 | —    | 4.50 | ns    |
| $t_{PDLi}$                   | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 2.40 | —    | 3.50 | —    | 4.00 | —    | 4.50 | ns    |
| $t_{SRi}$                    | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.75 | —    | 1.00 | —    | 1.25 | —    | 1.50 | ns    |
| $t_{SRR}$                    | Asynchronous Reset or Set Recovery Delay                           | —    | 1.00 | —    | 1.50 | —    | 2.00 | —    | 2.50 | ns    |
| <b>Control Delays</b>        |  |      |      |      |      |      |      |      |      |       |
| $t_{BCLK}$                   | GLB PT Clock Delay   | —    | 3.10 | —    | 4.65 | —    | 6.00 | —    | 7.00 | ns    |
| $t_{PTCLK}$                  | Macrocell PT Clock Delay   | —    | 3.00 | —    | 4.50 | —    | 6.00 | —    | 7.00 | ns    |

**ispMACH 51024VG Internal Timing Parameters (Continued)**

Over Recommended Operating Conditions

| Parameter             | Description  | -5   |      | -75  |      | -10  |      | -12  |      | Units |
|-----------------------|--|------|------|------|------|------|------|------|------|-------|
|                       |  | Min  | Max  | Min  | Max  | Min  | Max  | Min  | Max  |       |
| $t_{CES}$             | Clock Enable Setup Time  | 2.60 | —    | 3.90 | —    | 5.05 | —    | 5.95 | —    | ns    |
| $t_{CEH}$             | Clock Enable Hold Time   | 0.60 | —    | 0.90 | —    | 1.20 | —    | 1.45 | —    | ns    |
| $t_{SL}$              | Latch Setup Time   | 2.80 | —    | 4.20 | —    | 5.50 | —    | 6.60 | —    | ns    |
| $t_{SL\_PT}$          | Latch Setup Time with PT Clock                                     | 2.80 | —    | 4.20 | —    | 5.50 | —    | 6.60 | —    | ns    |
| $t_{HL}$              | Latch Hold Time  | 0.00 | —    | 0.00 | —    | 0.00 | —    | 0.00 | —    | ns    |
| $t_{GOi}$             | Latch Gate to Output/Feedback MUX Time                             | —    | 1.75 | —    | 2.50 | —    | 3.50 | —    | 4.50 | ns    |
| $t_{PDLi}$            | Propagation Delay through Transparent Latch to Output/Feedback MUX | —    | 2.40 | —    | 3.50 | —    | 4.00 | —    | 4.50 | ns    |
| $t_{SRI}$             | Asynchronous Reset or Set to Output/Feedback MUX Delay             | —    | 0.75 | —    | 1.00 | —    | 1.25 | —    | 1.50 | ns    |
| $t_{SRR}$             | Asynchronous Reset or Set Recovery Delay                           | —    | 1.00 | —    | 1.50 | —    | 2.00 | —    | 2.50 | ns    |
| <b>Control Delays</b> |  |      |      |      |      |      |      |      |      |       |
| $t_{BCLK}$            | GLB PT Clock Delay   | —    | 3.10 | —    | 4.65 | —    | 6.00 | —    | 7.00 | ns    |
| $t_{PTCLK}$           | Macrocell PT Clock Delay   | —    | 3.00 | —    | 4.50 | —    | 6.00 | —    | 7.00 | ns    |
| $t_{BSR}$             | Block PT Set/Reset Delay   | —    | 2.00 | —    | 3.00 | —    | 4.00 | —    | 4.80 | ns    |
| $t_{PTSR}$            | Macrocell PT Set/Reset Delay                                       | —    | 2.00 | —    | 3.00 | —    | 4.00 | —    | 4.80 | ns    |
| $t_{SPTOE}$           | Segment PT OE Delay  | —    | 2.40 | —    | 3.60 | —    | 7.75 | —    | 9.10 | ns    |
| $t_{PTOE}$            | Macrocell PT OE Delay  | —    | 1.40 | —    | 2.10 | —    | 1.75 | —    | 2.10 | ns    |

Notes:

Timing v.1.10

1. Internal Timing Parameters are not tested and are for reference only. Refer to Timing Model in this data sheet for further details.
2.  $t_{PLL\_DELAY}$  is the unit increment by which the clock signal can be incremented. The PLL can adjust the clock signal by up to 3.5ns in either direction in units of 0.5ns for each step.

**ispMACH 5768VG Timing Adders (Continued)**

| Adder Type        | Base Parameter                                      | Description                               | -5  |       | -75 |       | -10 |       | -12 |       | Units |
|-------------------|---|---|-----|-------|-----|-------|-----|-------|-----|-------|-------|
|                   |   |   | Min | Max   | Min | Max   | Min | Max   | Min | Max   |       |
| LVCMOS18_12mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 1.8V & 12mA Buffer   | —   | 1.35  | —   | 1.35  | —   | 1.35  | —   | 1.35  | ns    |
| LVCMOS25_4mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 4mA Buffer    | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| LVCMOS25_5mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 5.33mA Buffer | —   | 1.25  | —   | 1.25  | —   | 1.25  | —   | 1.25  | ns    |
| LVCMOS25_8mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 8mA Buffer    | —   | 0.70  | —   | 0.70  | —   | 0.70  | —   | 0.70  | ns    |
| LVCMOS25_12mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 12mA Buffer   | —   | 0.50  | —   | 0.50  | —   | 0.50  | —   | 0.50  | ns    |
| LVCMOS25_16mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 16mA Buffer   | —   | 0.25  | —   | 0.25  | —   | 0.25  | —   | 0.25  | ns    |
| LVCMOS33_4mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 4mA Buffer    | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| LVCMOS33_5mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 5.33mA Buffer | —   | 1.25  | —   | 1.25  | —   | 1.25  | —   | 1.25  | ns    |
| LVCMOS33_8mA_out  | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 8mA Buffer    | —   | 0.40  | —   | 0.40  | —   | 0.40  | —   | 0.40  | ns    |
| LVCMOS33_12mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 12mA Buffer   | —   | 0.10  | —   | 0.10  | —   | 0.10  | —   | 0.10  | ns    |
| LVCMOS33_16mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 16mA Buffer   | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| LVCMOS33_20mA_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 20mA Buffer   | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| LVTTL             | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as LVTTL Buffer         | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| Slow Slew         | t <sub>BUF</sub> t <sub>EN</sub>                    | Output configured for slow slew rate      | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| PCI_out           | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using PCI standard                        | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| PCI_X_out         | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using PCI-X standard                      | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| AGP_1X_out        | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using AGP-1X standard                     | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| SSTL3_I_out       | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL3_I standard                    | —   | -0.25 | —   | -0.25 | —   | -0.25 | —   | -0.25 | ns    |
| SSTL3_II_out      | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL3_II standard                   | —   | -0.35 | —   | -0.35 | —   | -0.35 | —   | -0.35 | ns    |
| SSTL2_I_out       | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL2_I standard                    | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| SSTL2_II_out      | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL2_II standard                   | —   | -0.25 | —   | -0.25 | —   | -0.25 | —   | -0.25 | ns    |
| CTT33_out         | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using CCT3.3 standard                     | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| CTT25_out         | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using CCT2.5 standard                     | —   | 0.25  | —   | 0.25  | —   | 0.25  | —   | 0.25  | ns    |
| HSTL_I_out        | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using HSTL_I standard                     | —   | -0.30 | —   | -0.30 | —   | -0.30 | —   | -0.30 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

**ispMACH 5768VG Timing Adders (Continued)**

| Adder Type   | Base Parameter                                      | Description             | -5  |      | -75 |      | -10 |      | -12 |      | Units |
|--------------|---|-------------------------|-----|------|-----|------|-----|------|-----|------|-------|
|              |   |                         | Min | Max  | Min | Max  | Min | Max  | Min | Max  |       |
| HSTL_III_out | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using HSTL_III standard | —   | 0.00 | —   | 0.00 | —   | 0.00 | —   | 0.00 | ns    |
| GTL+_out     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using GTL+ standard     | —   | 0.30 | —   | 0.30 | —   | 0.30 | —   | 0.30 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.20

**ispMACH 51024VG Timing Adders**

| Adder Type                          | Base Parameter  | Description              | -5  |      | -75 |      | -10 |      | -12 |      | Units |
|-------------------------------------|---|--------------------------|-----|------|-----|------|-----|------|-----|------|-------|
|                                     |   |                          | Min | Max  | Min | Max  | Min | Max  | Min | Max  |       |
| t <sub>BLA</sub>                    | t <sub>ROUTE</sub>  | GLB Loading Adder        | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| t <sub>EXP</sub>                    | t <sub>PTSA</sub>   | PT Expander Adder        | —   | 1.5  | —   | 2.0  | —   | 2.5  | —   | 2.5  | ns    |
| t <sub>LP</sub>                     | t <sub>ROUTE</sub>  | Low Power Adder          | —   | 1.5  | —   | 1.5  | —   | 1.5  | —   | 1.5  | ns    |
| <b>t<sub>IOI</sub> Input Adders</b> |   |                          |     |      |     |      |     |      |     |      |       |
| LVCMOS18_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using LVCMOS1.8 standard | —   | 0.90 | —   | 0.90 | —   | 0.90 | —   | 0.90 | ns    |
| LVCMOS25_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using LVCMOS2.5 standard | —   | 0.15 | —   | 0.15 | —   | 0.15 | —   | 0.15 | ns    |
| LVCMOS33_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using LVCMOS3.3 standard | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| LVTTL                               | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using LVTTL standard     | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| PCI_in                              | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using PCI standard       | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| PCI_X_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using PCI_X standard     | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| AGP_1X_in                           | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using AGP-1X standard    | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| SSTL3_I_in                          | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using SSTL3_I standard   | —   | 1.00 | —   | 1.00 | —   | 1.00 | —   | 1.00 | ns    |
| SSTL3_II_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using SSTL3_II standard  | —   | 1.00 | —   | 1.00 | —   | 1.00 | —   | 1.00 | ns    |
| SSTL2_I_in                          | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using SSTL2_I standard   | —   | 1.00 | —   | 1.00 | —   | 1.00 | —   | 1.00 | ns    |
| SSTL2_II_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using SSTL2_II standard  | —   | 1.00 | —   | 1.00 | —   | 1.00 | —   | 1.00 | ns    |
| CTT33_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using CTT3.3 standard    | —   | 0.0  | —   | 0.0  | —   | 0.0  | —   | 0.0  | ns    |
| CTT25_in                            | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using CTT2.5 standard    | —   | 0.15 | —   | 0.15 | —   | 0.15 | —   | 0.15 | ns    |
| HSTL_I_in                           | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using HSTL_I standard    | —   | 1.25 | —   | 1.25 | —   | 1.25 | —   | 1.25 | ns    |
| HSTL_III_in                         | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using HSTL_III standard  | —   | 1.25 | —   | 1.25 | —   | 1.25 | —   | 1.25 | ns    |
| GTL+_in                             | t <sub>IN</sub> , t <sub>GCLK_IN</sub> , t <sub>RSTb</sub> , t <sub>GOE</sub> | Using GTL+ standard      | —   | 1.50 | —   | 1.50 | —   | 1.50 | —   | 1.50 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10

**ispMACH 51024VG Timing Adders (Continued)**

| Adder Type                           | Base Parameter                                      | Description                               | -5  |       | -75 |       | -10 |       | -12 |       | Units |
|--------------------------------------|---|---|-----|-------|-----|-------|-----|-------|-----|-------|-------|
|                                      |   |   | Min | Max   | Min | Max   | Min | Max   | Min | Max   |       |
| LVDS_in                              | t <sub>GCLK_IN</sub>                                | Using LVDS standard                       | —   | 1.70  | —   | 1.70  | —   | 1.70  | —   | 1.70  | ns    |
| LVPECL_in                            | t <sub>GCLK_IN</sub>                                | Using LVPECL standard                     | —   | 2.10  | —   | 2.10  | —   | 2.10  | —   | 2.10  | ns    |
| <b>t<sub>IOO</sub> Output Adders</b> |   |   |     |       |     |       |     |       |     |       |       |
| LVCMOS18_4mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 1.8V & 4mA Buffer    | —   | 3.00  | —   | 3.00  | —   | 3.00  | —   | 3.00  | ns    |
| LVCMOS18_5mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 1.8V & 5.33mA Buffer | —   | 2.50  | —   | 2.50  | —   | 2.50  | —   | 2.50  | ns    |
| LVCMOS18_8mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 1.8V & 8mA Buffer    | —   | 1.85  | —   | 1.85  | —   | 1.85  | —   | 1.85  | ns    |
| LVCMOS18_12mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 1.8V & 12mA Buffer   | —   | 1.35  | —   | 1.35  | —   | 1.35  | —   | 1.35  | ns    |
| LVCMOS25_4mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 4mA Buffer    | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| LVCMOS25_5mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 5.33mA Buffer | —   | 1.25  | —   | 1.25  | —   | 1.25  | —   | 1.25  | ns    |
| LVCMOS25_8mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 8mA Buffer    | —   | 0.70  | —   | 0.70  | —   | 0.70  | —   | 0.70  | ns    |
| LVCMOS25_12mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 12mA Buffer   | —   | 0.50  | —   | 0.50  | —   | 0.50  | —   | 0.50  | ns    |
| LVCMOS25_16mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 2.5V & 16mA Buffer   | —   | 0.25  | —   | 0.25  | —   | 0.25  | —   | 0.25  | ns    |
| LVCMOS33_4mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 4mA Buffer    | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| LVCMOS33_5mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 5.33mA Buffer | —   | 1.25  | —   | 1.25  | —   | 1.25  | —   | 1.25  | ns    |
| LVCMOS33_8mA_out                     | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 8mA Buffer    | —   | 0.40  | —   | 0.40  | —   | 0.40  | —   | 0.40  | ns    |
| LVCMOS33_12mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 12mA Buffer   | —   | 0.10  | —   | 0.10  | —   | 0.10  | —   | 0.10  | ns    |
| LVCMOS33_16mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 16mA Buffer   | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| LVCMOS33_20mA_out                    | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as 3.3V & 20mA Buffer   | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| LVTTL                                | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Output configured as LVTTL Buffer         | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| Slow Slew                            | t <sub>BUF</sub> t <sub>EN</sub>                    | Output configured for slow slew rate      | —   | 1.50  | —   | 1.50  | —   | 1.50  | —   | 1.50  | ns    |
| PCI_out                              | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using PCI standard                        | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| PCI_X_out                            | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using PCI-X standard                      | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| AGP_1X_out                           | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using AGP-1X standard                     | —   | 0.0   | —   | 0.0   | —   | 0.0   | —   | 0.0   | ns    |
| SSTL3_I_out                          | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL3_I standard                    | —   | -0.25 | —   | -0.25 | —   | -0.25 | —   | -0.25 | ns    |
| SSTL3_II_out                         | t <sub>BUF</sub> t <sub>EN</sub> , t <sub>DIS</sub> | Using SSTL3_II standard                   | —   | -0.35 | —   | -0.35 | —   | -0.35 | —   | -0.35 | ns    |

Note: Open drain timing is the same as corresponding LVCMOS timing.

Timing v.1.10

## sysCLOCK PLL Timing

Over Recommended Operating Conditions<sup>1</sup>

| Symbol              | Parameter  | Conditions   | Min      | Max      | Units |
|---------------------|--|--|----------|----------|-------|
| $t_R, t_F$          | Input clock, rise and fall time                            | 20% to 80%   | —        | 3.0      | ns    |
| $t_{INSTB}$         | Input clock stability, period jitter (peak) <sup>1</sup>   | —  | —        | +/- 200  | ps    |
| $t_{PWH}$           | Input clock, high time                                     | —  | 1.6      | —        | ns    |
| $t_{PWL}$           | Input clock, low time                                      | —  | 1.6      | —        | ns    |
| $f_{MDIVIN}$        | M Divider input, frequency range                           | —  | 5        | 180      | MHz   |
| $f_{MDIVOUT}$       | M Divider output, frequency range                          | —  | 5        | 180      | MHz   |
| $f_{VDIVIN}$        | V Divider input, frequency range                           | —  | 60       | 200      | MHz   |
| $f_{VDIVOUT}$       | V Divider output, frequency range                          | —  | 5        | 180      | MHz   |
| $t_{OUTDUTY}$       | Output clock, duty cycle                                   | —  | 40       | 60       | %     |
| $t_{JIT(CC)}$       | Output clock, cycle to cycle jitter (peak)                 | Clean Reference,<br>5MHz ≤ $f_{MDIVOUT}$ < 80MHz   | —        | +/- 200  | ps    |
|                     |  | Clean Reference,<br>80MHz ≤ $f_{MDIVOUT}$ ≤ 180MHz | —        | +/- 100  | ps    |
| $t_{JIT(\phi)}$     | Output clock, accumulated phase jitter (peak) <sup>2</sup> | Clean Reference,<br>5MHz ≤ $f_{MDIVOUT}$ < 80MHz   | —        | +/- 200  | ps    |
|                     |  | Clean Reference,<br>80MHz ≤ $f_{MDIVOUT}$ ≤ 180MHz | —        | +/- 100  | ps    |
| $t_{CLK\_OUT\_DLY}$ | Input clock to CLK_OUT delay                               | Internal feedback                                  | —        | 1        | ns    |
| $t_\phi$            | Input clock to external feedback delta                     | External feedback                                  | —        | 500      | ps    |
| $t_{LOCK}$          | Time to acquire phase lock after input stable              | —  | —        | 30       | μs    |
| $t_{PLL\_DELAY}$    | Delay increment  | —  | +/- 0.35 | +/- 0.65 | ns    |
| $t_{RANGE}$         | Total output delay range                                   | —  | +/- 2.45 | +/- 4.55 | ns    |
| $t_{PLL\_RSTR}$     | Reset recovery time of the M-divider                       | —  | 11.0     | —        | ns    |
| $t_{PLL\_RSTW}$     | Minimum reset pulse width                                  | —  | 6.0      | —        | ns    |

1. This condition assures that the output phase jitter ( $t_{JIT(\phi)}$ ) will remain within specification.


2. Accumulated jitter measured over 10,000 waveform samples.

## Boundary Scan Timing Specifications

| Symbol        | Parameter  | Min. | Max. | Units |
|---------------|--|------|------|-------|
| $t_{BTCP}$    | TCK [BSCAN test] clock cycle                                   | 40   | —    | ns    |
| $t_{BTCH}$    | TCK [BSCAN test] pulse width high                              | 20   | —    | ns    |
| $t_{BTCL}$    | TCK [BSCAN test] pulse width low                               | 20   | —    | ns    |
| $t_{BTSU}$    | TCK [BSCAN test] setup time                                    | 8    | —    | ns    |
| $t_{BTH}$     | TCK [BSCAN test] hold time                                     | 10   | —    | ns    |
| $t_{BRF}$     | TCK [BSCAN test] rise and fall time                            | 50   | —    | mV/ns |
| $t_{BTCO}$    | TAP controller falling edge of clock to valid output           | —    | 10   | ns    |
| $t_{BTOZ}$    | TAP controller falling edge of clock to data output disable    | —    | 10   | ns    |
| $t_{BTVO}$    | TAP controller falling edge of clock to data output enable     | —    | 10   | ns    |
| $t_{BVTCPSU}$ | BSCAN test Capture register setup time                         | 8    | —    | ns    |
| $t_{BTCPH}$   | BSCAN test Capture register hold time                          | 10   | —    | ns    |
| $t_{BTUCO}$   | BSCAN test Update reg, falling edge of clock to valid output   | —    | 25   | ns    |
| $t_{BTUOZ}$   | BSCAN test Update reg, falling edge of clock to output disable | —    | 25   | ns    |
| $t_{BTUOV}$   | BSCAN test Update reg, falling edge of clock to output enable  | —    | 25   | ns    |

## Power Consumption

**ispMACH 5000VG Typical Power vs. Frequency**



Note: The devices are configured with maximum number of 16-bit counters, no PLL, typical current at 3.3V, 25° C.

## Power Estimation Coefficients

| Device          | K0     | K1     | K2    | K3  | K4    | K5    | K6  | I <sub>DC</sub> (mA) | I <sub>DCO</sub> (mA) |
|-----------------|--------|--------|-------|-----|-------|-------|-----|----------------------|-----------------------|
| ispMACH 5768VG  | 0.0014 | 0.0014 | 0.054 | 1.5 | 0.152 | 0.105 | 5.0 | 65                   | 20                    |
| ispMACH 51024VG | 0.0014 | 0.0014 | 0.054 | 1.5 | 0.152 | 0.105 | 5.0 | 80                   | 20                    |

Note: For further information about the use of these coefficients, refer to Technical Note TN1002, *Power Estimation in ispMACH 5000VG Devices*.

K0 = average current per product term in high power/MHz

K1 = average current per product term in low power/MHz

K2 = average current per GRP line/MHz

K3 = average current per PLL/MHz

K4 = DC current per product terms in high power

K5 = DC current per product terms in low power

K6 = Static DC current per PLL

I<sub>DC</sub> = Static device current with all product terms powered off


I<sub>DCO</sub> = Static I/O bank current

I<sub>CC</sub> estimates are based on typical conditions (V<sub>CC</sub> = 3.3V, room temperature) and an assumption of one GLB load on average exists. These values are for estimates only. Since the value of I<sub>CC</sub> is sensitive to operating conditions and the program in the device, the actual I<sub>CC</sub> should be verified.

## Switching Test Conditions

Figure 12 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are shown in Table 3.

**Figure 12. Output Test Load, LVTTL and LVCMOS Standards**



\* $C_L$  includes Test Fixture and Probe Capacitance.

0213A/ispm5kvg

**Table 3. Test Fixture Required Components**

| Test Condition                        | R <sub>1</sub> | R <sub>2</sub> | C <sub>L</sub> | Timing Ref.              | V <sub>cc0</sub>   |
|---------------------------------------|----------------|----------------|----------------|--------------------------|--------------------|
| Default LVCMOS 3.3 I/O (L → H, H → L) | 110            | 110            | 35pF           | 1.5                      | 3.0V               |
| Other LVCMOS Settings, (L → H, H → L) | $\infty$       | $\infty$       | 35pF           | LVCMOS 3.3 = 1.5V        | LVCMOS 3.3 = 3.0V  |
|                                       |                |                |                | LVCMOS 2.5 = $V_{cc0}/2$ | LVCMOS 2.5 = 2.3V  |
|                                       |                |                |                | LVCMOS 1.8 = $V_{cc0}/2$ | LVCMOS 1.8 = 1.65V |
| Default LVCMOS 3.3 I/O (Z → H)        | $\infty$       | 110            | 35pF           | 1.5V                     | 3.0V               |
| Default LVCMOS 3.3 I/O (Z → L)        | 110            | $\infty$       | 35pF           | 1.5V                     | 3.0V               |
| Default LVCMOS 3.3 I/O (H → Z)        | $\infty$       | 110            | 5pF            | $V_{OH} - 0.3$           | 3.0V               |
| Default LVCMOS 3.3 I/O (L → Z)        | 110            | $\infty$       | 5pF            | $V_{OL} + 0.3$           | 3.0V               |

Output test conditions for all other interfaces are determined by the respective standards. For further details, please refer to the following technical note:

- *ispMACH 5000VG sysIO Design and Usage Guidelines* (TN1000)

**ispMACH 5768VG Logic Signal Connections**

| Bank No. | Signal      | 256 fpBGA | 484 fpBGA |
|----------|-------------|-----------|-----------|
| 0        | 0C-30       | C8        | D11       |
| 0        | 0C-28       | B6        | B11       |
| 0        | 0C-26       | A5        | E12       |
| 0        | 0C-24       | D8        | C11       |
| 0        | 0C-22       | E8        | F12       |
| 0        | 0C-20       | B5        | B10       |
| 0        | GNDIO0      | GND       | GND       |
| 0        | 0C-18       | A4        | A10       |
| 0        | 0C-16       | D7        | D10       |
| 0        | 0C-14/VREF0 | E7        | A9        |
| 0        | 0C-12       | C6        | E11       |
| 0        | 0C-10       | B4        | B9        |
| 0        | 0C-8        | A3        | F11       |
| 0        | 0C-6        | NC        | A8        |
| 0        | 0C-4        | NC        | C10       |
| 0        | 0C-2        | NC        | A7        |
| 0        | 0C-0        | NC        | E10       |
| 0        | 0D-30       | NC        | B8        |
| 0        | 0D-28       | NC        | C8        |
| 0        | GNDIO0      | GND       | GND       |
| 0        | 0D-26       | NC        | F10       |
| 0        | 0D-24       | NC        | A6        |
| 0        | 0D-22       | NC        | F9        |
| 0        | 0D-20       | NC        | C7        |
| 0        | 0D-18       | NC        | D9        |
| 0        | 0D-16       | NC        | B7        |
| 0        | 0D-14       | D6        | E8        |
| 0        | 0D-12       | E6        | A5        |
| 0        | 0D-10       | A2        | F8        |
| 0        | 0D-8        | B3        | C6        |
| 0        | 0D-6        | C4        | D8        |
| 0        | 0D-4        | D5        | A3        |
| 0        | GNDIO0      | GND       | GND       |
| 0        | 0D-2        | NC        | A2        |
| 0        | 0D-0        | NC        | A4        |
| 0        | 0A-0        | NC        | F7        |
| 0        | 0A-2        | NC        | C5        |
| 0        | 0A-4        | NC        | F6        |
| 0        | 0A-6        | NC        | B3        |
| 0        | 0A-8        | NC        | NC        |
| 0        | 0A-10       | NC        | NC        |
| 0        | GNDIO0      | GND       | GND       |
| 0        | 0A-12       | NC        | NC        |

| Bank No. | Signal | 256 fpBGA | 484 fpBGA |
|----------|--------|-----------|-----------|
| 0        | 0A-14  | NC        | NC        |
| 0        | 0A-16  | NC        | B4        |
| 0        | 0A-18  | NC        | D5        |
| 0        | 0A-20  | NC        | B1        |
| 0        | 0A-22  | NC        | D6        |
| 0        | 0A-24  | NC        | C4        |
| 0        | 0A-26  | NC        | E4        |
| 0        | GNDIO0 | GND       | GND       |
| 0        | 0A-28  | B2        | C2        |
| 0        | 0A-30  | B1        | C1        |
| 0        | 0B-30  | C2        | D1        |
| 0        | 0B-28  | C1        | D2        |
| 0        | 0B-26  | NC        | D3        |
| 0        | 0B-24  | NC        | E1        |
| 0        | 0B-22  | NC        | E3        |
| 0        | 0B-20  | NC        | F4        |
| 0        | 0B-18  | NC        | F1        |
| 0        | 0B-16  | NC        | F3        |
| 0        | 0B-14  | NC        | G6        |
| 0        | 0B-12  | NC        | G1        |
| 0        | GNDIO0 | GND       | GND       |
| 0        | 0B-10  | NC        | G2        |
| 0        | 0B-8   | NC        | H1        |
| 0        | 0B-6   | NC        | G3        |
| 0        | 0B-4   | NC        | H2        |
| 0        | 0B-2   | NC        | H5        |
| 0        | 0B-0   | NC        | H6        |
| 0        | 1A-0   | F7        | J1        |
| 0        | 1A-2   | F6        | K1        |
| 0        | 1A-4   | E5        | H3        |
| 0        | 1A-6   | D4        | J2        |
| 0        | 1A-8   | D3        | H4        |
| 0        | 1A-10  | D2        | K2        |
| 0        | GNDIO0 | GND       | GND       |
| 0        | 1A-12  | D1        | J6        |
| 0        | 1A-14  | E4        | L1        |
| 0        | 1A-16  | NC        | K3        |
| 0        | 1A-18  | NC        | J4        |
| 0        | 1A-20  | NC        | L2        |
| 0        | 1A-22  | NC        | M1        |
| 0        | 1A-24  | NC        | K6        |
| 0        | 1A-26  | NC        | K4        |
| 0        | 1A-28  | NC        | L3        |

**ispMACH 5768VG Logic Signal Connections (Continued)**

| <b>Bank No.</b> | <b>Signal</b>  | <b>256 fpBGA</b> | <b>484 fpBGA</b> |
|-----------------|----------------|------------------|------------------|
| 3               | 4B-24          | G11              | M19              |
| 3               | 4B-26          | F11              | M21              |
| 3               | 4B-28          | F10              | L19              |
| 3               | 4B-30/CLK_OUT1 | B11              | L20              |
| 3               | GNDIO3         | GND              | GND              |
| 3               | 4A-30          | NC               | M17              |
| 3               | 4A-28          | NC               | M22              |
| 3               | 4A-26          | NC               | K20              |
| 3               | 4A-24          | NC               | L18              |
| 3               | 4A-22          | NC               | L21              |
| 3               | 4A-20          | NC               | K19              |
| 3               | 4A-18          | NC               | L22              |
| 3               | 4A-16          | NC               | K17              |
| 3               | 4A-14          | E13              | K22              |
| 3               | 4A-12          | B12              | L17              |
| 3               | GNDIO3         | GND              | GND              |
| 3               | 4A-10          | E15              | K21              |
| 3               | 4A-8           | D15              | K18              |
| 3               | 4A-6           | NC               | J17              |
| 3               | 4A-4           | NC               | J19              |
| 3               | 4A-2           | D16              | J22              |
| 3               | 4A-0           | E12              | J21              |
| 3               | 5B-0           | NC               | H19              |
| 3               | 5B-2           | NC               | H20              |
| 3               | 5B-4           | NC               | H17              |
| 3               | 5B-6           | NC               | H18              |
| 3               | 5B-8           | NC               | H22              |
| 3               | 5B-10          | NC               | H21              |
| 3               | GNDIO3         | GND              | GND              |
| 3               | 5B-12          | NC               | G20              |
| 3               | 5B-14          | NC               | G22              |
| 3               | 5B-16          | NC               | G17              |
| 3               | 5B-18          | NC               | G21              |
| 3               | 5B-20          | NC               | F19              |
| 3               | 5B-22          | NC               | F20              |
| 3               | 5B-24          | A16              | F22              |
| 3               | 5B-26          | B15              | E22              |
| 3               | 5B-28          | A15              | E19              |
| 3               | 5B-30          | D13              | E20              |
| 3               | 5A-30          | B14              | D22              |
| 3               | 5A-28          | B16              | D21              |
| 3               | GNDIO3         | GND              | GND              |
| 3               | 5A-26          | C16              | D20              |

| <b>Bank No.</b> | <b>Signal</b> | <b>256 fpBGA</b> | <b>484 fpBGA</b> |
|-----------------|---------------|------------------|------------------|
| 3               | 5A-24         | C15              | C22              |
| 3               | 5A-22         | D14              | C18              |
| 3               | 5A-20         | A14              | C19              |
| 3               | 5A-18         | C13              | D17              |
| 3               | 5A-16         | B13              | C21              |
| 3               | 5A-14         | NC               | NC               |
| 3               | 5A-12         | NC               | NC               |
| 3               | GNDIO3        | GND              | GND              |
| 3               | 5A-10         | NC               | NC               |
| 3               | 5A-8          | NC               | NC               |
| 3               | 5A-6          | NC               | B22              |
| 3               | 5A-4          | NC               | D18              |
| 3               | 5A-2          | NC               | B20              |
| 3               | 5A-0          | NC               | F17              |
| 3               | 5D-0          | NC               | B19              |
| 3               | 5D-2          | NC               | C17              |
| 3               | GNDIO3        | GND              | GND              |
| 3               | 5D-4          | NC               | A21              |
| 3               | 5D-6          | NC               | D15              |
| 3               | 5D-8          | NC               | A20              |
| 3               | 5D-10         | NC               | C16              |
| 3               | 5D-12         | NC               | A19              |
| 3               | 5D-14         | NC               | F16              |
| 3               | 5D-16         | NC               | B16              |
| 3               | 5D-18         | NC               | D14              |
| 3               | 5D-20         | NC               | A18              |
| 3               | 5D-22         | A13              | F15              |
| 3               | 5D-24         | A12              | A17              |
| 3               | 5D-26         | A11              | B15              |
| 3               | GNDIO3        | GND              | GND              |
| 3               | 5D-28         | A10              | A16              |
| 3               | 5D-30         | C11              | F14              |
| 3               | 5C-0          | A9               | C15              |
| 3               | 5C-2          | D12              | D13              |
| 3               | 5C-4          | D11              | E15              |
| 3               | 5C-6          | B10              | F13              |
| 3               | 5C-8          | B9               | B14              |
| 3               | 5C-10         | E11              | E13              |
| 3               | 5C-12/VREF3   | A8               | A15              |
| 3               | 5C-14         | D10              | D12              |
| 3               | 5C-16         | E10              | A14              |
| 3               | 5C-18         | A7               | B13              |
| 3               | GNDIO3        | GND              | GND              |

**ispMACH 5768VG Logic Signal Connections (Continued)**

| Bank No. | Signal | 256 fpBGA | 484 fpBGA |
|----------|--------|-----------|-----------|
| 3        | 5C-20  | C9        | A13       |
| 3        | 5C-22  | E9        | B12       |
| 3        | 5C-24  | D9        | C13       |
| 3        | 5C-26  | B8        | A12       |
| 3        | 5C-28  | A6        | C12       |
| 3        | 5C-30  | B7        | A11       |
| —        | GCLK0  | H4        | P6        |
| —        | GCLK1  | J4        | R6        |
| —        | GCLK2  | H14       | P17       |
| —        | GCLK3  | H13       | P19       |
| —        | GOE0   | J15       | R18       |
| —        | GOE1   | H15       | R17       |
| —        | RESETB | J14       | R19       |
| —        | TCK    | J3        | R3        |
| —        | TDI    | H3        | R2        |
| —        | TDO    | J2        | R4        |
| —        | TMS    | H2        | T1        |
| —        | TOE    | J13       | T18       |

## Signal Configuration

*ispMACH 5768VG and 51024VG 484-ball fpBGA*

|    | 22  | 21    | 20       | 19       | 18    | 17    | 16    | 15          | 14    | 13  | 12  | 11  | 10  | 9           | 8   | 7     | 6           | 5     | 4     | 3        | 2     | 1   |     |    |
|----|-----|-------|----------|----------|-------|-------|-------|-------------|-------|-----|-----|-----|-----|-------------|-----|-------|-------------|-------|-------|----------|-------|-----|-----|----|
| A  | GND | I/O   | I/O      | I/O      | I/O   | I/O   | I/O   | I/O / VREF3 | I/O   | I/O | I/O | I/O | I/O | I/O / VREF0 | I/O | I/O   | I/O         | I/O   | I/O   | I/O      | I/O   | GND | A   |    |
| B  | I/O | VCC   | I/O      | I/O      | VCC03 | VCC   | I/O   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | VCC   | VCC00       | I/O   | I/O   | VCC      | I/O   | B   |     |    |
| C  | I/O | I/O   | GND      | I/O      | I/O   | I/O   | I/O   | I/O         | VCC   | I/O | I/O | I/O | I/O | VCC         | I/O | I/O   | I/O         | I/O   | GND   | I/O      | I/O   | C   |     |    |
| D  | I/O | I/O   | I/O      | GND      | I/O   | I/O   | VCC03 | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | VCC00 | I/O         | I/O   | GND   | I/O      | I/O   | I/O | D   |    |
| E  | I/O | VCC03 | I/O      | I/O      | VCC   | VCC03 | GND   | I/O         | VCC03 | I/O | I/O | I/O | I/O | VCC00       | I/O | GND   | VCC00       | VCC   | I/O   | I/O      | VCC00 | I/O | E   |    |
| F  | I/O | VCC   | I/O      | I/O      | VCC03 | I/O   | I/O   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | I/O   | VCC00       | I/O   | I/O   | VCC      | I/O   | F   |     |    |
| G  | I/O | I/O   | I/O      | VCC03    | GND   | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | GND   | VCC00 | I/O      | I/O   | I/O | G   |    |
| H  | I/O | I/O   | I/O      | I/O      | I/O   | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | I/O   | I/O   | I/O      | I/O   | H   |     |    |
| J  | I/O | I/O   | VCC      | I/O      | VCC03 | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | VCC00 | I/O   | VCC      | I/O   | I/O | J   |    |
| K  | I/O | I/O   | I/O      | I/O      | I/O   | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | I/O   | I/O   | I/O      | I/O   | I/O | K   |    |
| L  | I/O | I/O   | I/O      | CLK_OUT1 | I/O   | I/O   | I/O   | GNDP1       | GND   | GND | GND | GND | GND | GND         | GND | VCCP0 | GNDP0       | I/O   | I/O   | I/O      | I/O   | I/O | L   |    |
| M  | I/O | I/O   | I/O      | I/O      | I/O   | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | I/O   | I/O   | I/O      | I/O   | I/O | M   |    |
| N  | I/O | I/O   | I/O      | PLL_RST1 | I/O   | VCCP1 | I/O   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | I/O   | I/O   | PLL_FBK0 | I/O   | I/O | N   |    |
| P  | I/O | I/O   | PLL_FBK1 | VCC      | GCLK3 | VCC02 | GCLK2 | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | GCLK0       | VCC01 | VCCJ  | VCC      | I/O   | I/O | P   |    |
| R  | I/O | I/O   | I/O      | RESETB   | GOE0  | GOE1  | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | GCLK1       | I/O   | TDO   | TCK      | TDI   | I/O | R   |    |
| T  | I/O | I/O   | I/O      | GND      | TOE   | I/O   | GND   | GND         | GND   | GND | GND | GND | GND | GND         | GND | GND   | I/O         | I/O   | GND   | I/O      | I/O   | TMS | T   |    |
| U  | I/O | VCC   | I/O      | I/O      | VCC02 | I/O   | I/O   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | I/O   | VCC01       | I/O   | I/O   | VCC      | I/O   | I/O | U   |    |
| V  | I/O | I/O   | I/O      | I/O      | I/O   | VCC02 | I/O   | I/O         | VCC02 | I/O | I/O | I/O | I/O | VCC01       | I/O | I/O   | VCC01       | I/O   | I/O   | I/O      | I/O   | I/O | V   |    |
| W  | I/O | I/O   | I/O      | I/O      | I/O   | I/O   | GND   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | GND   | I/O         | I/O   | I/O   | I/O      | I/O   | I/O | W   |    |
| Y  | I/O | I/O   | VCC02    | I/O      | I/O   | I/O   | I/O   | VCC         | I/O   | I/O | I/O | I/O | VCC | I/O         | I/O | I/O   | I/O         | I/O   | I/O   | VCC01    | I/O   | I/O | Y   |    |
| AA | I/O | VCC   | I/O      | I/O      | I/O   | VCC   | I/O   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O / VREF2 | I/O | I/O   | I/O / VREF1 | I/O   | I/O   | I/O      | I/O   | I/O | VCC | AA |
| AB | GND | I/O   | I/O      | I/O      | I/O   | I/O   | I/O   | I/O         | I/O   | I/O | I/O | I/O | I/O | I/O         | I/O | I/O   | I/O         | I/O   | I/O   | I/O      | I/O   | GND | AB  |    |

22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

## ispMACH 5768VG and 51024VG

Bottom View

1. NCs are not to be connected to any active signals, VCC or GND.

Note: Ball A1 indicator dot on top side of package.

484BGA/51024VG

## Signal Configuration

### ispMACH 51024VG 676-ball fpBGA

|    | 30  | 29  | 28  | 27  | 26                   | 25                   | 24    | 23  | 22    | 21    | 20              | 19              | 18              | 17              | 16              | 15              | 14              | 13              | 12              | 11              | 10              | 9   | 8     | 7   | 6     | 5     | 4     | 3   | 2        | 1   |     |     |
|----|-----|-----|-----|-----|----------------------|----------------------|-------|-----|-------|-------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----|-------|-----|-------|-------|-------|-----|----------|-----|-----|-----|
| A  | GND | I/O | I/O | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | I/O             | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | I/O             | I/O             | I/O             | I/O             | I/O | I/O   | I/O | I/O   | I/O   | I/O   | I/O | I/O      | GND |     |     |
| B  | I/O | VCC | I/O | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | I/O             | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | I/O             | I/O             | I/O             | I/O             | I/O | I/O   | I/O | I/O   | I/O   | I/O   | I/O | I/O      |     |     |     |
| C  | I/O | I/O | GND | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | I/O             | NC <sup>1</sup> | I/O             | I/O             | I/O             | I/O | I/O   | I/O | I/O   | I/O   | I/O   | I/O | I/O      |     |     |     |
| D  | I/O | I/O | I/O | I/O | I/O                  | VCC                  | I/O   | GND | I/O   | VCC   | I/O             | VCC             | NC <sup>1</sup> | VCC             | I/O             | VCC             | I/O             | GND | I/O   | VCC | I/O   | I/O   | I/O   | I/O | I/O      |     |     |     |
| E  | I/O | I/O | I/O | I/O | VCC03                | I/O                  | VCC03 | I/O | VCC03 | I/O   | VCC03           | I/O             | VCC03           | I/O             | NC <sup>1</sup> | I/O             | VCC00           | I/O | VCC00 | I/O | VCC00 | I/O   | I/O   | I/O | I/O      | I/O |     |     |
| F  | I/O | I/O | I/O | VCC | I/O                  | I/O                  | GND   | I/O | GND   | VCC03 | GND             | GND             | NC <sup>1</sup> | GND             | GND             | VCC00           | GND             | I/O | GND   | I/O | I/O   | VCC   | I/O   | I/O | I/O      |     |     |     |
| G  | I/O | I/O | I/O | I/O | VCC03                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC00 | I/O | I/O      | I/O | I/O |     |
| H  | I/O | I/O | I/O | GND | I/O                  | I/O                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | I/O   | I/O   | GND | I/O      | I/O | I/O |     |
| J  | I/O | I/O | I/O | I/O | VCC03                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC00 | I/O | I/O      | I/O | I/O |     |
| K  | I/O | I/O | I/O | VCC | I/O                  | VCC03                |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | VCC00 | I/O   | VCC | I/O      | I/O | I/O |     |
| L  | I/O | I/O | I/O | I/O | VCC03                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC00 | I/O | I/O      | I/O | I/O |     |
| M  | I/O | I/O | I/O | VCC | I/O                  | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | I/O   | VCC | I/O      | I/O | I/O |     |
| N  | I/O | I/O | I/O | I/O | VCCP1                | I/O                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | I/O   | I/O   | I/O | I/O      | I/O | I/O |     |
| P  | I/O | I/O | I/O | I/O | GCLK3                | GNDP1                |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | I/O   | VCCP0 | I/O | I/O      | I/O | I/O |     |
| R  | I/O | I/O | I/O | I/O | PLL_RST <sub>1</sub> | PLL_FBK <sub>1</sub> |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GNDP0 | GCLK0 | I/O | PLL_FBK0 | I/O | I/O |     |
| T  | I/O | I/O | I/O | I/O | GOE0                 | RESETB               |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GCLK1 | TDI   | TMS | I/O      | I/O | I/O |     |
| U  | I/O | I/O | I/O | I/O | TOE                  | I/O                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | VCCJ  | TCK   | I/O | I/O      | I/O | I/O |     |
| V  | I/O | I/O | I/O | I/O | I/O                  | I/O                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | I/O   | TDO   | I/O | I/O      | I/O | I/O |     |
| W  | I/O | I/O | I/O | VCC | I/O                  | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | I/O   | VCC | I/O      | I/O | I/O |     |
| Y  | I/O | I/O | I/O | I/O | VCC02                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC01 | I/O | I/O      | I/O | I/O |     |
| AA | I/O | I/O | I/O | VCC | I/O                  | VCC02                |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | vcc01 | I/O   | VCC | I/O      | I/O | I/O |     |
| AB | I/O | I/O | I/O | I/O | VCC02                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC01 | I/O | I/O      | I/O | I/O |     |
| AC | I/O | I/O | I/O | GND | I/O                  | I/O                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | I/O   | I/O   | GND | I/O      | I/O | I/O |     |
| AD | I/O | I/O | I/O | I/O | VCC02                | GND                  |       |     |       |       |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |     |       |     |       | GND   | VCC01 | I/O | I/O      | I/O | I/O |     |
| AE | I/O | I/O | I/O | VCC | I/O                  | I/O                  | GND   | I/O | GND   | VCC02 | GND             | GND             | NC <sup>1</sup> | GND             | GND             | VCC01           | GND             | I/O | GND   | I/O | I/O   | VCC   | I/O   | I/O | I/O      | I/O |     |     |
| AF | I/O | I/O | I/O | I/O | VCC02                | I/O                  | VCC02 | I/O | VCC02 | I/O   | NC <sup>1</sup> | I/O             | VCC01           | I/O             | VCC01           | I/O | VCC01 | I/O | I/O   | I/O   | I/O   | I/O | I/O      |     |     |     |
| AG | I/O | I/O | I/O | I/O | VCC                  | I/O                  | GND   | I/O | VCC   | I/O   | VCC             | NC <sup>1</sup> | I/O             | VCC             | I/O             | GND             | I/O | VCC   | I/O | I/O   | I/O   | I/O   | I/O | I/O      |     |     |     |
| AH | I/O | I/O | GND | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | NC <sup>1</sup> | I/O             | I/O             | I/O             | I/O             | I/O | I/O   | I/O | I/O   | I/O   | I/O   | GND | I/O      |     |     |     |
| AJ | I/O | I/O | I/O | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | I/O             | PLL_VREF2       | I/O             | I/O             | I/O             | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | I/O | I/O   | I/O | I/O   | I/O   | I/O   | I/O | I/O      | I/O | VCC | I/O |
| AK | GND | I/O | I/O | I/O | I/O                  | I/O                  | I/O   | I/O | I/O   | I/O   | I/O             | I/O             | I/O             | I/O             | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | NC <sup>1</sup> | I/O             | I/O             | I/O             | I/O | I/O   | I/O | I/O   | I/O   | I/O   | I/O | I/O      | GND |     |     |

## ispMACH 51024VG


### Bottom View

1. NCs are not to be connected to any active signals, VCC or GND.

676BGA/51024VG

Note: Ball A1 indicator dot on top side of package.

## Part Number Description



0212/ispm5vg

## Ordering Information

### Commercial

| Part Number       | Package | Pin Count | Macrocells | Tpd | Voltage |
|-------------------|---------|-----------|------------|-----|---------|
| LC51024VG-5F484C  | fpBGA   | 484       | 1024       | 5   | 3.3     |
| LC51024VG-75F484C | fpBGA   | 484       | 1024       | 7.5 | 3.3     |
| LC51024VG-10F484C | fpBGA   | 484       | 1024       | 10  | 3.3     |
| LC51024VG-5F676C  | fpBGA   | 676       | 1024       | 5   | 3.3     |
| LC51024VG-75F676C | fpBGA   | 676       | 1024       | 7.5 | 3.3     |
| LC51024VG-10F676C | fpBGA   | 676       | 1024       | 10  | 3.3     |
| LC5768VG-5F256C   | fpBGA   | 256       | 768        | 5   | 3.3     |
| LC5768VG-75F256C  | fpBGA   | 256       | 768        | 7.5 | 3.3     |
| LC5768VG-10F256C  | fpBGA   | 256       | 768        | 10  | 3.3     |
| LC5768VG-5F484C   | fpBGA   | 484       | 768        | 5   | 3.3     |
| LC5768VG-75F484C  | fpBGA   | 484       | 768        | 7.5 | 3.3     |
| LC5768VG-10F484C  | fpBGA   | 484       | 768        | 10  | 3.3     |

Note: the ispMACH 5000VG family is dual-marked with both Commercial and Industrial grades. The Commercial speed grade is one speed grade faster (i.e. LC51024VG-75F484C) than the Industrial speed grade (i.e. LC51024VG-10F484I).