



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	8052
Core Size	8-Bit
Speed	12.58MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	POR, PSM, PWM, Temp Sensor, WDT
Number of I/O	34
Program Memory Size	62KB (62K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2.25K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 10x24b; D/A 1x12b, 2x16b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-VFQFN Exposed Pad, CSP
Supplier Device Package	56-LFCSP-VQ (8x8)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/aduc847bcpz62-3">https://www.e-xfl.com/product-detail/analog-devices/aduc847bcpz62-3</a>

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>AUXILIARY ADC ANALOG INPUTS</b> (ADuC845 ONLY)					
Differential Input Voltage Ranges <sup>5,6</sup>					
Bipolar Mode (ADC1CON.5 = 0)		$\pm V_{REF}$		V	REFIN = REFIN(+) – REFIN(–) (or Int 1.25 V <sub>REF</sub> )
Unipolar Mode (ADC1CON.5 = 1)		0 – V <sub>REF</sub>		V	REFIN = REFIN(+) – REFIN(–) (or Int 1.25 V <sub>REF</sub> )
Average Analog Input Current		125		nA/V	
Analog Input Current Drift		$\pm 2$		pA/V/°C	
Absolute AIN/AINCOM Voltage Limits <sup>2,7</sup>	A <sub>GND</sub> – 0.03		A <sub>VDD</sub> + 0.03	V	
Normal Mode Rejection 50 Hz/60 Hz <sup>2</sup> On AIN and REFIN	75			dB	50 Hz/60 Hz $\pm 1$ Hz, 16.6 Hz Fadc, SF = 52H, chop on, REJ60 on
	100			dB	50 Hz $\pm 1$ Hz, 16.6 Hz Fadc, SF = 52H, chop on
	67			dB	50 Hz/60 Hz $\pm 1$ Hz, 50 Hz Fadc, SF = 52H, chop off, REJ60 on
	100			dB	50 Hz $\pm 1$ Hz, 50 Hz Fadc, SF = 52H, chop off
<b>ADC SYSTEM CALIBRATION</b>					
Full-Scale Calibration Limit			+1.05 $\times$ FS	V	
Zero-Scale Calibration Limit	–1.05 $\times$ FS			V	
Input Span	0.8 $\times$ FS		2.1 $\times$ FS	V	
<b>DAC</b>					
Voltage Range		0 – V <sub>REF</sub>		V	DACCON.2 = 0
		0 – A <sub>VDD</sub>		V	DACCON.2 = 1
Resistive Load		10		k $\Omega$	From DAC output to A <sub>GND</sub>
Capactive Load		100		pF	From DAC output to A <sub>GND</sub>
Output Impedance		0.5		$\Omega$	
I <sub>SINK</sub>		50		$\mu$ A	
<b>DC Specifications<sup>8</sup></b>					
Resolution	12			Bits	
Relative Accuracy		$\pm 3$		LSB	
Differential Nonlinearity			–1	LSB	Guaranteed 12-bit monotonic
Offset Error			$\pm 50$	mV	
Gain Error			$\pm 1$	%	A <sub>VDD</sub> range
		$\pm 1$		%	V <sub>REF</sub> range
<b>AC Specifications<sup>2,8</sup></b>					
Voltage Output Settling Time		15		$\mu$ s	Settling time to 1 LSB of final value
Digital-to-Analog Glitch Energy		10		nVs	1 LSB change at major carry
<b>INTERNAL REFERENCE</b>					
<b>ADC Reference</b>					
Reference Voltage	1.25 – 1%	1.25	1.25 + 1%	V	Chop enabled Initial tolerance @ 25°C, V <sub>DD</sub> = 5 V
Power Supply Rejection		45		dB	
Reference Tempco		100		ppm/°C	
<b>DAC Reference</b>					
Reference Voltage	2.5 – 1%	2.5	2.5 + 1%	$\pm 1\%$ V	Initial tolerance @ 25°C, V <sub>DD</sub> = 5 V
Power Supply Rejection		50		dB	
Reference Tempco		$\pm 100$		ppm/°C	
<b>TEMPERATURE SENSOR</b> (ADuC845 ONLY)					
Accuracy		$\pm 2$		°C	
Thermal Impedance		90		°C/W	MQFP
		52		°C/W	LFCSP

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
<b>TRANSDUCER BURNOUT CURRENT SOURCES</b>					
AIN+ Current		-100		nA	AIN+ is the selected positive input (AIN4 or AIN6 only) to the primary ADC
AIN- Current		100		nA	AIN- is the selected negative input (AIN5 or AIN7 only) to the primary ADC
Initial Tolerance at 25°C		±10		%	
Drift		0.03		%/°C	
<b>EXCITATION CURRENT SOURCES</b>					
Output Current		200		µA	Available from each current source
Initial Tolerance at 25°C		±10		%	
Drift		200		ppm/°C	
Initial Current Matching at 25°C		±1		%	Matching between both current sources
Drift Matching		20		ppm/°C	
Line Regulation (AV <sub>DD</sub> )		1		µA/V	AV <sub>DD</sub> = 5 V ± 5%
Load Regulation		0.1		µA/V	
Output Compliance <sup>2</sup>	AGND		AV <sub>DD</sub> - 0.6	V	
<b>POWER SUPPLY MONITOR (PSM)</b>					
AV <sub>DD</sub> Trip Point Selection Range	2.63		4.63	V	Four trip points selectable in this range
AV <sub>DD</sub> Trip Point Accuracy			±3.0	%	T <sub>MAX</sub> = 85°C
			±4.0	%	T <sub>MAX</sub> = 125°C
DV <sub>DD</sub> Trip Point Selection Range	2.63		4.63	V	Four trip points selectable in this range
DV <sub>DD</sub> Trip Point Accuracy			±3.0	%	T <sub>MAX</sub> = 85°C
			±4.0	%	T <sub>MAX</sub> = 125°C
<b>CRYSTAL OSCILLATOR (XTAL1 AND XTAL2)</b>					
Logic Inputs, XTAL1 Only <sup>2</sup>					
V <sub>INL</sub> , Input Low Voltage			0.8	V	DV <sub>DD</sub> = 5 V
			0.4	V	DV <sub>DD</sub> = 3 V
V <sub>INH</sub> , Input Low Voltage	3.5			V	DV <sub>DD</sub> = 5 V
	2.5			V	DV <sub>DD</sub> = 3 V
XTAL1 Input Capacitance		18		pF	
XTAL2 Output Capacitance		18		pF	
<b>LOGIC INPUTS</b>					
All Inputs Except SCLOCK, RESET, and XTAL1 <sup>2</sup>					
V <sub>INL</sub> , Input Low Voltage			0.8	V	DV <sub>DD</sub> = 5 V
			0.4	V	DV <sub>DD</sub> = 3 V
V <sub>INH</sub> , Input Low Voltage	2.0			V	
SCLOCK and RESET Only (Schmidt Triggered Inputs) <sup>2</sup>					
V <sub>T+</sub>	1.3		3.0	V	DV <sub>DD</sub> = 5 V
	0.95		2.5	V	DV <sub>DD</sub> = 3 V
V <sub>T-</sub>	0.8		1.4	V	DV <sub>DD</sub> = 5 V
	0.4		1.1	V	DV <sub>DD</sub> = 3 V
V <sub>T+</sub> - V <sub>T-</sub>	0.3		0.85	V	DV <sub>DD</sub> = 5 V or 3 V
Input Currents					
Port 0, P1.0 to P1.7, $\overline{EA}$			±10	µA	V <sub>IN</sub> = 0 V or V <sub>DD</sub>
RESET			±10	µA	V <sub>IN</sub> = 0 V, DV <sub>DD</sub> = 5 V
Port 2, Port 3	35		105	µA	V <sub>IN</sub> = DV <sub>DD</sub> , DV <sub>DD</sub> = 5 V, internal pull-down
			±10	µA	V <sub>IN</sub> = DV <sub>DD</sub> , DV <sub>DD</sub> = 5 V
	-180		-660	µA	V <sub>IN</sub> = 2 V, DV <sub>DD</sub> = 5 V
	-20		-75	µA	V <sub>IN</sub> = 0.45 V, DV <sub>DD</sub> = 5 V
Input Capacitance		10		pF	All digital inputs

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
LOGIC OUTPUTS (ALL DIGITAL OUTPUTS EXCEPT XTAL2)					
$V_{OH}$ , Output High Voltage <sup>2</sup>	2.4			V	$DV_{DD} = 5\text{ V}$ , $I_{SOURCE} = 80\ \mu\text{A}$
	2.4			V	$DV_{DD} = 3\text{ V}$ , $I_{SOURCE} = 20\ \mu\text{A}$
$V_{OL}$ , Output Low Voltage			0.4	V	$I_{SINK} = 8\text{ mA}$ , SCLOCK, SDATA
			0.4	V	$I_{SINK} = 1.6\text{ mA}$ on P0, P1, P2
Floating State Leakage Current <sup>2</sup>			$\pm 10$	$\mu\text{A}$	
Floating State Output Capacitance		10		pF	
START-UP TIME					
At Power-On		600		ms	
After Ext RESET in Normal Mode		3		ms	
After WDT RESET in Normal Mode		2		ms	Controlled via WDCON SFR
From Power-Down Mode					
Oscillator Running					PLLCON.7 = 0
Wake-Up with INT0 Interrupt		20		$\mu\text{s}$	
Wake-Up with SPI Interrupt		20		$\mu\text{s}$	
Wake-Up with TIC Interrupt		20		$\mu\text{s}$	
Oscillator Powered Down					PLLCON.7 = 1
Wake-Up with INT0 Interrupt		30		$\mu\text{s}$	
Wake-Up with SPI Interrupt		30		$\mu\text{s}$	
FLASH/EE MEMORY RELIABILITY CHARACTERISTICS					
Endurance <sup>9</sup>	100,000			Cycles	
Data Retention <sup>10</sup>	100			Years	
POWER REQUIREMENTS					
Power Supply Voltages					
$AV_{DD}$ 3 V Nominal	2.7		3.6	V	
$AV_{DD}$ 5 V Nominal	4.75		5.25	V	
$DV_{DD}$ 3 V Nominal	2.7		3.6	V	
$DV_{DD}$ 5 V Nominal	4.75		5.25	V	
5 V Power Consumption					
Normal Mode <sup>11, 12</sup>					
$DV_{DD}$ Current			10	mA	Core clock = 1.57 MHz
		25	31	mA	Core clock = 12.58 MHz
$AV_{DD}$ Current			180	$\mu\text{A}$	
Power-Down Mode <sup>11, 12</sup>					
$DV_{DD}$ Current		40	53	$\mu\text{A}$	$T_{MAX} = 85^\circ\text{C}$ ; OSC on; TIC on
		50		$\mu\text{A}$	$T_{MAX} = 125^\circ\text{C}$ ; OSC on; TIC on
		20	33	$\mu\text{A}$	$T_{MAX} = 85^\circ\text{C}$ ; OSC off
		30		$\mu\text{A}$	$T_{MAX} = 125^\circ\text{C}$ ; OSC off
$AV_{DD}$ Current			1	$\mu\text{A}$	$T_{MAX} = 85^\circ\text{C}$ ; OSC on or off
			3	$\mu\text{A}$	$T_{MAX} = 125^\circ\text{C}$ ; OSC on or off
Typical Additional Peripheral Currents ( $I_{DD}$ and $D I_{DD}$ )					
Primary ADC		1		mA	
Auxiliary ADC (ADuC845 Only)		0.5		mA	
Power Supply Monitor		30		$\mu\text{A}$	
DAC		60		$\mu\text{A}$	DACH/L = 000H
Dual Excitation Current Sources		200		$\mu\text{A}$	200 $\mu\text{A}$ each. Can be combined to give 400 $\mu\text{A}$ on a single output.
ALE Off		-20		$\mu\text{A}$	PCON.4 = 1 (see Table 6)
WDT		10		$\mu\text{A}$	

Pin No.		Mnemonic	Type <sup>1</sup>	Description
52-MQFP	56-LFCSP			
9	9	P1.4/AIN5	I	On power-on default, P1.4/AIN5 is configured as the AIN5 analog input. AIN5 can be used as a pseudo differential input when used with AINCOM or as the positive input of a fully differential pair when used with AIN6. P1.0 has no digital output driver. It can function as a digital input for which 0 must be written to the port bit. As a digital input, this pin must be driven high or low externally.
10	10	P1.5/AIN6	I	On power-on default, P1.5/AIN6 is configured as the AIN6 analog input. AIN6 can be used as a pseudo differential input when used with AINCOM or as the negative input of a fully differential pair when used with AIN5. P1.1 has no digital output driver. It can function as a digital input for which 0 must be written to the port bit. As a digital input, this pin must be driven high or low externally.
11	11	P1.6/AIN7/IEXC1	I/O	On power-on default, P1.6/AIN7 is configured as the AIN7 analog input. AIN7 can be used as a pseudo differential input when used with AINCOM or as the positive input of a fully differential pair when used with AIN8. One or both current sources can also be configured at this pin. P1.6 has no digital output driver. It can, however, function as a digital input for which 0 must be written to the port bit. As a digital input, this pin must be driven high or low externally.
12	12	P1.7/AIN8/IEXC2	I/O	On power-on default, P1.7/AIN8 is configured as the AIN8 analog input. AIN8 can be used as a pseudo differential input when used with AINCOM or as the negative input of a fully differential pair when used with AIN7. One or both current sources can also be configured at this pin. P1.7 has no digital output driver. It can, however, function as a digital input for which 0 must be written to the port bit. As a digital input, this pin must be driven high or low externally.
13	13	AINCOM/DAC	I/O	All analog inputs can be referred to this pin, provided that a relevant pseudo differential input mode is selected. This pin also functions as an alternative pin out for the DAC.
14	14	DAC	O	The voltage output from the DAC, if enabled, appears at this pin.
Not applicable	15	AIN9	I	AIN9 can be used as a pseudo differential analog input when used with AINCOM or as the positive input of a fully differential pair when used with AIN10 (LFCSP version only).
Not applicable	16	AIN10	I	AIN10 can be used as a pseudo differential analog input when used with AINCOM or as the negative input of a fully differential pair when used with AIN9 (LFCSP version only).
15	17	RESET	I	Reset Input. A high level on this pin for 16 core clock cycles while the oscillator is running resets the device. This pin has an internal weak pull-down and a Schmitt trigger input stage.
16 to 19, 22 to 25	18 to 21, 24 to 27	P3.0 to P3.7	I/O	P3.0 to P3.7 are bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low source current because of the internal pull-up resistors. When driving a 0-to-1 output transition, a strong pull-up is active for one core clock period of the instruction cycle. Port 3 pins also have the various secondary functions described in this table.
16	18	P3.0/RxD		Receiver Data for UART Serial Port.
17	19	P3.1/TxD		Transmitter Data for UART Serial Port.
18	20	P3.2/ $\overline{\text{INT0}}$		External Interrupt 0. This pin can also be used as a gate control input to Timer 0.
19	21	P3.3/ $\overline{\text{INT1}}$		External Interrupt 1. This pin can also be used as a gate control input to Timer 1.
22	24	P3.4/T0		Timer/Counter 0 External Input.
23	25	P3.5/T1		Timer/Counter 1 External Input.
24	26	P3.6/ $\overline{\text{WR}}$		External Data Memory Write Strobe. This pin latches the data byte from Port 0 into an external data memory.
25	27	P3.7/ $\overline{\text{RD}}$		External Data Memory Read Strobe. This pin enables the data from an external data memory to Port 0.

**Signal Chain Overview with Chop Disabled ( $\overline{CHOP} = 1$ )**

With  $\overline{CHOP} = 1$ , chop is disabled and the available output rates vary from 16.06 Hz to 1.365 kHz. The range of applicable SF words is from 3 to 255. When switching between channels with chop disabled, the channel throughput rate is higher than when chop is enabled. The drawback with chop disabled is that the drift performance is degraded and offset calibration is required following a gain range change or significant temperature change. A block diagram of the ADC input channel with chop disabled is shown in Figure 15.

The signal chain includes a multiplex or buffer, PGA,  $\Sigma$ - $\Delta$  modulator, and digital filter. The modulator bit stream is applied to a Sinc<sup>3</sup> filter. Programming the Sinc<sup>3</sup> decimation factor is restricted to an 8-bit register SF; the actual decimation factor is the register value times 8. The decimated output rate from the Sinc<sup>3</sup> filter (and the ADC conversion rate) is therefore

$$f_{ADC} = \frac{1}{8 \times SF} \times f_{MOD}$$

where:

$f_{ADC}$  is the ADC conversion rate.

$SF$  is the decimal equivalent of the word loaded to the filter register, valid range is from 3 to 255.

$f_{MOD}$  is the modulator sampling rate of 32.768 kHz.

The settling time to a step input is governed by the digital filter. A synchronized step change requires a settling time of three times the programmed update rate; a channel change can be treated as a synchronized step change. This is one conversion longer than the case for chop enabled. However, because the ADC throughput is three times faster with chop disabled than it is with chop enabled, the actual time to a settled ADC output is significantly less also. This means that following a synchronized step change, the ADC requires three conversions (note: data is not output following a synchronized ADC change until data has settled) before the result accurately reflects the new input voltage.

$$t_{SETTLE} = \frac{3}{f_{ADC}} = 3 \times t_{ADC}$$

An unsynchronized step change requires four conversions to accurately reflect the new analog input at its output. Note that with an unsynchronized change the ADC continues to output data and so the user must take unsettled outputs into account. Again, this is one conversion longer than with chop enabled, but because the ADC throughput with chop disabled is faster than with chop enabled, the actual time taken to obtain a settled ADC output is less.

The allowable range for SF is 3 to 255 with a default of 69 (45H). The corresponding conversion rates, rms, and peak-to-peak noise performances are shown in Table 14, Table 15, Table 16, and Table 17. Note that the conversion time increases by 0.244 ms for each increment in SF.




Figure 15. Block Diagram of ADC Input Channel with Chop Disabled

(see Table 30). These burnout current sources are also available only with buffering enabled via the BUF0/BUF1 bits in the ADC0CON1 SFR. Once the burnout currents are turned on, a current flows in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. When the resulting voltage measured is full scale, the transducer has gone open circuit. When the voltage measured is 0 V, this indicates that the transducer has gone short circuit. The current sources work over the normal absolute input voltage range specifications.

## REFERENCE DETECT CIRCUIT

The main and auxiliary (ADuC845 only) ADCs can be configured to allow the use of the internal band gap reference or an external reference that is applied to the REFIN± pins by means of the XREF0/1 bit in the Control Registers AD0CON2 and AD1CON (ADuC845 only). A reference detection circuit is provided to detect whether a valid voltage is applied to the REFIN± pins. This feature arose in connection with strain-gage sensors in weigh scales where the reference and signal are provided via a cable from the remote sensor. It is desirable to detect whether the cable is disconnected. If either of the pins is floating or if the applied voltage is below a specified threshold, a flag (NOXREF) is set in the ADC status register (ADCSTAT), conversion results are clamped, and calibration registers are not updated if a calibration is in progress.

Note that the reference detect does not look at REFIN2± pins.

If, during either an offset or gain calibration, the NOEXREF bit becomes active, indicating an incorrect  $V_{REF}$ , updating the relevant calibration register is inhibited to avoid loading incorrect data into these registers, and the appropriate bits in ADCSTAT (ERR0 or ERR1) are set. If the user needs to verify that a valid reference is in place every time a calibration is performed, the status of the ERR0 and ERR1 bits should be checked at the end of every calibration cycle.

## SINC FILTER REGISTER (SF)

The number entered into the SF register sets the decimation factor of the Sinc<sup>3</sup> filter for the ADC. See Table 28 and Table 29.

The range of operation of the SF word depends on whether ADC chop is on or off. With chop disabled, the minimum SF word is 3 and the maximum is 255. This gives an ADC throughput rate from 16.06 Hz to 1.365 kHz. With chop enabled, the minimum SF word is 13 (all values lower than 13 are clamped to 13) and the maximum is 255. This gives an ADC throughput rate of 5.4 Hz to 105 Hz. See the  $f_{ADC}$  equation in the ADC description preceding section.

An additional feature of the Sinc<sup>3</sup> filter is a second notch filter positioned in the frequency response at 60 Hz. This gives simultaneous 60 Hz rejection to whatever notch is defined by the SF filter. This 60 Hz filter is enabled via the REJ60 bit in the

ADCMODE register (ADCMODE.6). The notch is valid only for SF words  $\geq 68$ ; otherwise, ADC errors occur, and, the notch is best used with an SF word of 82d giving simultaneous 50 Hz and 60 Hz rejection. This function is useful only with an ADC clock (modulator rate) of 32.768 kHz. During calibration, the current (user-written) value of the SF register is used.

## $\Sigma$ - $\Delta$ MODULATOR

A  $\Sigma$ - $\Delta$  ADC usually consists of two main blocks, an analog modulator, and a digital filter. For the ADuC845/ADuC847/ADuC848, the analog modulator consists of a difference amplifier, an integrator block, a comparator, and a feedback DAC as shown in Figure 16.




Figure 16.  $\Sigma$ - $\Delta$  Modulator Simplified Block Diagram

In operation, the analog signal is fed to the difference amplifier along with the output from the feedback DAC. The difference between these two signals is integrated and fed to the comparator. The output from the comparator provides the input to the feedback DAC so the system functions as a negative feedback loop that tries to minimize the difference signal. The digital data that represents the analog input voltage is contained in the duty cycle of the pulse train appearing at the output of the comparator. This duty cycle data can be recovered as a data-word by using a subsequent digital filter stage. The sampling frequency of the modulator loop is many times higher than the bandwidth of the input signal. The integrator in the modulator shapes the quantization noise (that results from the analog-to-digital conversion) so that the noise is pushed toward one-half of the modulator frequency.

## DIGITAL FILTER

The output of the  $\Sigma$ - $\Delta$  modulator feeds directly into the digital filter. The digital filter then band-limits the response to a frequency significantly lower than one-half of the modulator frequency. In this manner, the 1-bit output of the comparator is translated into a band-limited, low noise output from the device.

The ADuC845/ADuC847/ADuC848 filter is a low-pass, Sinc<sup>3</sup> or  $[(\text{SIN}x)/x]^3$  filter whose primary function is to remove the quantization noise introduced at the modulator. The cutoff frequency and decimated output data rate of the filter are programmable via the SF (Sinc filter) SFR as listed in Table 28 and Table 29.

Figure 22, Figure 23, Figure 24, and Figure 25 show the frequency response of the ADC, yielding an overall output rate of 16.6 Hz with chop enabled and 50 Hz with chop disabled. Also detailed in these plots is the effect of the fixed 60 Hz drop-in notch filter

**ADC1CON (AUXILIARY ADC CONTROL REGISTER) (ADuC845 ONLY)**

ADC1CON is used to configure the auxiliary ADC for reference, channel selection, and unipolar or bipolar coding. The auxiliary ADC is available only on the [ADuC845](#).

SFR Address: D3H  
 Power-On Default: 00H  
 Bit Addressable: No

**Table 27. ADC1CON SFR Bit Designations**

Bit No.	Name	Description																																																																																					
7	---	Not Implemented. Write Don't Care.																																																																																					
6	AXREF	Auxiliary ( <a href="#">ADuC845</a> only) ADC External Reference Bit. Set by the user to enable the auxiliary ADC to use the external reference via REFIN±. Cleared by the user to enable the auxiliary ADC to use the internal band gap reference. Auxiliary ADC cannot use the REFIN2± reference inputs.																																																																																					
5	AUNI	Auxiliary ( <a href="#">ADuC845</a> only) ADC Unipolar Bit. Set by the user to enable unipolar coding, that is, zero input results in 000000H output. Cleared by the user to enable bipolar coding, zero input results in 800000H output.																																																																																					
4	---	Not Implemented. Write Don't Care.																																																																																					
3, 2, 1, 0	ACH3, ACH2, ACH1, ACH0	Auxiliary ADC Channel Select Bits. Written by the user to select the auxiliary ADC channel. <table border="1"> <thead> <tr> <th>ACH3</th> <th>ACH2</th> <th>ACH1</th> <th>ACH0</th> <th>Selected Auxiliary ADC Input Range (<math>V_{REF} = 2.5\text{ V}</math>).</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>AIN1–AINCOM</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>AIN2–AINCOM</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>AIN3–AINCOM</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>AIN4–AINCOM</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>AIN5–AINCOM</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>AIN6–AINCOM</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>AIN7–AINCOM</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>AIN8–AINCOM</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>AIN9–AINCOM (not a valid selection on the MQFP package)</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>AIN10–AINCOM (not a valid selection on the MQFP package)</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>AIN1–AIN2</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>AIN3–AIN4</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>AIN5–AIN6</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>AIN7–AIN8</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>Temperature Sensor<sup>1</sup></td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>AINCOM–AINCOM</td></tr> </tbody> </table>	ACH3	ACH2	ACH1	ACH0	Selected Auxiliary ADC Input Range ( $V_{REF} = 2.5\text{ V}$ ).	0	0	0	0	AIN1–AINCOM	0	0	0	1	AIN2–AINCOM	0	0	1	0	AIN3–AINCOM	0	0	1	1	AIN4–AINCOM	0	1	0	0	AIN5–AINCOM	0	1	0	1	AIN6–AINCOM	0	1	1	0	AIN7–AINCOM	0	1	1	1	AIN8–AINCOM	1	0	0	0	AIN9–AINCOM (not a valid selection on the MQFP package)	1	0	0	1	AIN10–AINCOM (not a valid selection on the MQFP package)	1	0	1	0	AIN1–AIN2	1	0	1	1	AIN3–AIN4	1	1	0	0	AIN5–AIN6	1	1	0	1	AIN7–AIN8	1	1	1	0	Temperature Sensor <sup>1</sup>	1	1	1	1	AINCOM–AINCOM
ACH3	ACH2	ACH1	ACH0	Selected Auxiliary ADC Input Range ( $V_{REF} = 2.5\text{ V}$ ).																																																																																			
0	0	0	0	AIN1–AINCOM																																																																																			
0	0	0	1	AIN2–AINCOM																																																																																			
0	0	1	0	AIN3–AINCOM																																																																																			
0	0	1	1	AIN4–AINCOM																																																																																			
0	1	0	0	AIN5–AINCOM																																																																																			
0	1	0	1	AIN6–AINCOM																																																																																			
0	1	1	0	AIN7–AINCOM																																																																																			
0	1	1	1	AIN8–AINCOM																																																																																			
1	0	0	0	AIN9–AINCOM (not a valid selection on the MQFP package)																																																																																			
1	0	0	1	AIN10–AINCOM (not a valid selection on the MQFP package)																																																																																			
1	0	1	0	AIN1–AIN2																																																																																			
1	0	1	1	AIN3–AIN4																																																																																			
1	1	0	0	AIN5–AIN6																																																																																			
1	1	0	1	AIN7–AIN8																																																																																			
1	1	1	0	Temperature Sensor <sup>1</sup>																																																																																			
1	1	1	1	AINCOM–AINCOM																																																																																			

<sup>1</sup> Note the following about the temperature sensor:

When the temperature sensor is selected, user code must select the internal reference via the AXREF bit and clear the AUNI bit (ADC1CON.5) to select bipolar coding. Chop mode must be enabled for correct temperature sensor operation.

The temperature sensor is factory calibrated to yield conversion results 800000H at 0°C (ADC chop on).

A +1°C change in temperature results in a +1 LSB change in the ADC1H register ADC conversion result

The temperature sensor is not available on the [ADuC847](#) or [ADuC848](#).

**ICON (EXCITATION CURRENT SOURCES CONTROL REGISTER)**

The ICON register is used to configure the current sources and the burnout detection source.

SFR Address: D5H  
 Power-On Default: 00H  
 Bit Addressable: No

**Table 30. Excitation Current Source SFR Bit Designations**

Bit No.	Name	Description
7	---	Not Implemented. Write Don't Care.
6	ICON.6	Burnout Current Enable Bit. When set, this bit enables the sensor burnout current sources on primary ADC channels AIN5/AIN6 or AIN7/AIN8. Not available on any other ADC input pins or on the auxiliary ADC (ADuC845 only).
5	ICON.5	Not Implemented. Write Don't Care.
4	ICON.4	Not Implemented. Write Don't Care.
3	ICON.3	IEXC2 Pin Select. 0 selects AIN8, 1 selects AIN7
2	ICON.2	IEXC1 Pin Select. 0 selects AIN7, 1 selects AIN8
1	ICON.1	IEXC2 Enable Bit (0 = disable).
0	ICON.0	IEXC1 Enable Bit (0 = disable).

A write to the ICON register has an immediate effect but does not reset the ADCs. Therefore, if a current source is changed while an ADC is already converting, the user must wait until the third or fourth output at least (depending on the status of the chop mode) to see a fully settled new output.

Both IEXC1 and IEXC2 can be configured to operate on the same output pin thereby increasing the current source capability to 400  $\mu$ A.

Table 36. PWM0L: PWM Pulse Width Low Byte

PWM0L.7	PWM0L.6	PWM0L.5	PWM0L.4	PWM0L.3	PWM0L.2	PWM0L.1	PWM0L.0
0	0	0	0	0	0	0	0
R/W							

**PWM Cycle Width High Byte (PWM1H)**

SFR Address: B4H  
 Power-On Default: 00H  
 Bit Addressable: No

Table 37. PWM1H: PWM Cycle Width High Byte

PWM1H.7	PWM1H.6	PWM1H.5	PWM1H.4	PWM1H.3	PWM1H.2	PWM1H.1	PWM1H.0
0	0	0	0	0	0	0	0
R/W							

**PWM Cycle Width Low Byte (PWM1L)**

SFR Address: B3H  
 Power-On Default: 00H  
 Bit Addressable: No

Table 38. PWM1L: PWM Cycle Width Low Byte

PWM1L.7	PWM1L.6	PWM1L.5	PWM1L.4	PWM1L.3	PWM1L.2	PWM1L.1	PWM1L.0
0	0	0	0	0	0	0	0
R/W							

**Mode 0**

In Mode 0, the PWM is disabled, allowing P2.5 and P2.6 to be used as normal digital I/Os.

**Mode 1 (Single-Variable Resolution PWM)**

In Mode 1, both the pulse length and the cycle time (period) are programmable in user code, allowing the resolution of the PWM to be variable. PWM1H/L sets the period of the output waveform. Reducing PWM1H/L reduces the resolution of the PWM output but increases the maximum output rate of the PWM. For example, setting PWM1H/L to 65536 gives a 16-bit PWM with a maximum output rate of 192 Hz (12.583 MHz/65536). Setting PWM1H/L to 4096 gives a 12-bit PWM with a maximum output rate of 3072 Hz (12.583 MHz/4096).

PWM0H/L sets the duty cycle of the PWM output waveform as shown in Figure 39.




Figure 39. PWM in Mode 1

**Mode 2 (Twin 8-Bit PWM)**

In Mode 2, the duty cycle and the resolution of the PWM outputs are programmable. The maximum resolution of the PWM output is 8 bits.

PWM1L sets the period for both PWM outputs. Typically, this is set to 255 (FFH) to give an 8-bit PWM, although it is possible to reduce this as necessary. A value of 100 can be loaded here to give a percentage PWM, that is, the PWM is accurate to 1%.

**Mode 5 (Dual 8-Bit PWM)**

In Mode 5, the duty cycle and the resolution of the PWM outputs are individually programmable. The maximum resolution of the PWM output is 8 bits.




Figure 43. PWM Mode 5

**Mode 6 (Dual RZ 16-Bit  $\Sigma$ - $\Delta$  DAC)**

Mode 6 provides a high speed PWM output similar to that of a  $\Sigma$ - $\Delta$  DAC. Mode 6 operates very similarly to Mode 4; however, the key difference is that Mode 6 provides return to zero (RZ)  $\Sigma$ - $\Delta$  DAC output. Mode 4 provides non-return-to-zero  $\Sigma$ - $\Delta$  DAC outputs. RZ mode ensures that any difference in the rise and fall times does not affect the  $\Sigma$ - $\Delta$  DAC INL. However, RZ mode halves the dynamic range of the  $\Sigma$ - $\Delta$  DAC outputs from 0 V– to  $AV_{DD}$  down to 0 V to  $AV_{DD}/2$ . For best results, this mode should be used with a PWM clock divider of 4.

If PWM1H is set to 4010H (slightly above one-quarter of FS), typically P2.6 is low for three full clocks ( $3 \times 80$  ns), high for one-half a clock (40 ns), and then low again for one-half a clock (40 ns) before repeating itself. Over every 65536 clocks, the PWM compromises for the fact that the output should be slightly above one-quarter of full scale by leaving the output high for two half clocks in four every so often.

For faster DAC outputs (at lower resolution), write 0s to the LSBs that are not required with a 1 in the LSB position. If, for example, only 12-bit performance is required, write 0001 to the 4 LSBs. This means that a 12-bit accurate  $\Sigma$ - $\Delta$  DAC output can occur at 3 kHz. Similarly, writing 00000001 to the 8 LSBs gives an 8-bit accurate  $\Sigma$ - $\Delta$  DAC output at 49 kHz.

The output resolution is set by the PWM1L and PWM1H SFRs for the P2.5 and P2.6 outputs, respectively. PWM0L and PWM0H set the duty cycles of the PWM outputs at P2.5 and P2.6, respectively. Both PWMs have the same clock source and clock divider.




Figure 44. PWM Mode 6

**Mode 7**

In Mode 7, the PWM is disabled, allowing P2.5 and P2.6 to be used as normal.

**I2CADD—I<sup>2</sup>C Address Register 1**

Function:	Holds one of the I <sup>2</sup> C peripheral addresses for the device. It may be overwritten by user code. The <a href="#">uC001 Application Note</a> describes the format of the I <sup>2</sup> C standard 7-bit address.
SFR Address:	9BH
Power-On Default:	55H
Bit Addressable:	No

**I2CADD1—I<sup>2</sup>C Address Register 2**

Function:	Same as the I2CADD.
SFR Address:	F2H
Power-On Default:	7FH
Bit Addressable:	No

**I2CDAT—I<sup>2</sup>C Data Register**

Function:	The I2CDAT SFR is written to by user code to transmit data, or read by user code to read data just received by the I <sup>2</sup> C interface. Accessing I2CDAT automatically clears any pending I <sup>2</sup> C interrupt and the I2CI bit in the I2CCON SFR. User code should access I2CDAT only once per interrupt cycle.
SFR Address:	9AH
Power-On Default:	00H
Bit Addressable:	No

The main features of the MicroConverter I<sup>2</sup>C interface are

- Only two bus lines are required: a serial data line (SDATA) and a serial clock line (SCLOCK).
- An I<sup>2</sup>C master can communicate with multiple slave devices. Because each slave device has a unique 7-bit address, single master/slave relationships can exist at all times even in a multislave environment.
- The ability to respond to two separate addresses when operating in slave mode.
- On-chip filtering rejects <50 ns spikes on the SDATA and the SCLOCK lines to preserve data integrity.




Figure 45. Typical I<sup>2</sup>C System

**Software Master Mode**

The [ADuC845/ADuC847/ADuC848](#) can be used as an I<sup>2</sup>C master device by configuring the I<sup>2</sup>C peripheral in master mode and writing software to output the data bit-by-bit. This is referred to as a software master. Master mode is enabled by setting the I2CM bit in the I2CCON register.

To transmit data on the SDATA line, MDE must be set to enable the output driver on the SDATA pin. If MDE is set, the SDATA pin is pulled high or low depending on whether the MDO bit is set or cleared. MCO controls the SCLOCK pin and is always configured as an output in master mode. In master mode, the SCLOCK pin is pulled high or low depending on the whether MCO is set or cleared.

To receive data, MDE must be cleared to disable the output driver on SDATA. Software must provide the clocks by toggling the MCO bit and reading the SDATA pin via the MDI bit. If MDE is cleared, MDI can be used to read the SDATA pin. The value of the SDATA pin is latched into MDI on a rising edge of SCLOCK. MDI is set if the SDATA pin is high on the last rising edge of SCLOCK. MDI is cleared if the SDATA pin is low on the last rising edge of SCLOCK.

Software must control MDO, MCO, and MDE appropriately to generate the start condition, slave address, acknowledge bits, data bytes, and stop conditions. These functions are described in the [uC001 Application Note](#).

**SPICON—SPI Control Register**

SFR Address: F8H  
 Power-On Default: 05H  
 Bit Addressable: Yes

**Table 41. SPICON SFR Bit Designations**

Bit No.	Name	Description															
7	ISPI	SPI Interrupt Bit. Set by the MicroConverter at the end of each SPI transfer. Cleared directly by user code or indirectly by reading the SPIDAT SFR.															
6	WCOL	Write Collision Error Bit. Set by the MicroConverter if SPIDAT is written to while an SPI transfer is in progress. Cleared by user code.															
5	SPE	SPI Interface Enable Bit. Set by user code to enable SPI functionality. Cleared by user code to enable standard Port 2 functionality.															
4	SPIM	SPI Master/Slave Mode Select Bit. Set by user code to enable master mode operation (SCLOCK is an output). Cleared by user code to enable slave mode operation (SCLOCK is an input).															
3	CPOL <sup>1</sup>	Clock Polarity Bit. Set by user code to enable SCLOCK idle high. Cleared by user code to enable SCLOCK idle low.															
2	CPHA <sup>1</sup>	Clock Phase Select Bit. Set by user code if the leading SCLOCK edge is to transmit data. Cleared by user code if the trailing SCLOCK edge is to transmit data.															
1, 0	SPR1, SPR0	SPI Bit-Rate Bits. <table border="1"> <thead> <tr> <th>SPR1</th> <th>SPR0</th> <th>Selected Bit Rate</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td><math>f_{core}/2</math></td> </tr> <tr> <td>0</td> <td>1</td> <td><math>f_{core}/4</math></td> </tr> <tr> <td>1</td> <td>0</td> <td><math>f_{core}/8</math></td> </tr> <tr> <td>1</td> <td>1</td> <td><math>f_{core}/16</math></td> </tr> </tbody> </table>	SPR1	SPR0	Selected Bit Rate	0	0	$f_{core}/2$	0	1	$f_{core}/4$	1	0	$f_{core}/8$	1	1	$f_{core}/16$
SPR1	SPR0	Selected Bit Rate															
0	0	$f_{core}/2$															
0	1	$f_{core}/4$															
1	0	$f_{core}/8$															
1	1	$f_{core}/16$															

<sup>1</sup> The CPOL and CPHA bits should both contain the same values for master and slave devices.

Note that both SPI and I<sup>2</sup>C use the same ISR (Vector Address 3BH); therefore, when using SPI and I<sup>2</sup>C simultaneously, it is necessary to check the interfaces following an interrupt to determine which one caused the interrupt.

**SPIDAT: SPI Data Register**

SFR Address: 7FH  
 Power-On Default: 00H  
 Bit Addressable: No

**POWER SUPPLY MONITOR**

The power supply monitor, once enabled, monitors the DV<sub>DD</sub> and AV<sub>DD</sub> supplies on the devices. It indicates when any of the supply pins drop below one of four user-selectable voltage trip points from 2.63 V to 4.63 V. For correct operation of the power supply monitor function, AV<sub>DD</sub> must be equal to or greater than 2.63 V. Monitor function is controlled via the PSMCON SFR. If enabled via the IEIP2 SFR, the monitor interrupts the core by using the PSMI bit in the PSMCON SFR. This bit is not cleared until the failing power supply returns above the trip point for at least 250 ms.

The monitor function allows the user to save working registers to avoid possible data loss due to the low supply condition, and also ensures that normal code execution does not resume until a

safe supply level is well established. The supply monitor is also protected against spurious glitches triggering the interrupt circuit.

The 5 V part has an internal POR trip level of 4.63 V, which means that there are no usable DV<sub>DD</sub> PSM trip levels on the 5 V part. The 3 V part has a POR trip level of 2.63 V following a reset and initialization sequence, allowing all relevant PSM trip points to be used.

**PSMCON—Power Supply Monitor Control Register**

SFR Address: DFH  
 Power-On Default: DEH  
 Bit Addressable: No

**Table 43. PSMCON SFR Bit Designations**

Bit No.	Name	Description															
7	CMPD	DV <sub>DD</sub> Comparator Bit. This read-only bit directly reflects the state of the DV <sub>DD</sub> comparator. Read 1 indicates that the DV <sub>DD</sub> supply is above its selected trip point. Read 0 indicates that the DV <sub>DD</sub> supply is below its selected trip point.															
6	CMPA	AV <sub>DD</sub> Comparator Bit. This read-only bit directly reflects the state of the AV <sub>DD</sub> comparator. Read 1 indicates that the AV <sub>DD</sub> supply is above its selected trip point. Read 0 indicates that the AV <sub>DD</sub> supply is below its selected trip point.															
5	PSMI	Power Supply Monitor Interrupt Bit. Set high by the MicroConverter if either CMPA or CMPD is low, indicating low analog or digital supply. The PSMI bit can be used to interrupt the processor. Once CMPD and/or CMPA returns (and remains) high, a 250 ms counter is started. When this counter times out, the PSMI interrupt is cleared. PSMI can also be written by the user. However, if either comparator output is low, it is not possible for the user to clear PSMI.															
4, 3	TPD1, TPD0	DV <sub>DD</sub> Trip Point Selection Bits. A 5 V part has no valid PSM trip points. If the DV <sub>DD</sub> supply falls below the 4.63 V point, the device resets (POR). For a 3 V part, all relevant PSM trip points are valid. The 3 V POR trip point is 2.63 V (fixed). These bits select the DV <sub>DD</sub> trip point voltage as follows: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>TPD1</th> <th>TPD0</th> <th>Selected DV<sub>DD</sub> Trip Point (V)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>4.63</td></tr> <tr><td>0</td><td>1</td><td>3.08</td></tr> <tr><td>1</td><td>0</td><td>2.93</td></tr> <tr><td>1</td><td>1</td><td>2.63</td></tr> </tbody> </table>	TPD1	TPD0	Selected DV <sub>DD</sub> Trip Point (V)	0	0	4.63	0	1	3.08	1	0	2.93	1	1	2.63
TPD1	TPD0	Selected DV <sub>DD</sub> Trip Point (V)															
0	0	4.63															
0	1	3.08															
1	0	2.93															
1	1	2.63															
2, 1	TPA1, TPA0	AV <sub>DD</sub> Trip Point Selection Bits. These bits select the AV <sub>DD</sub> trip point voltage as follows: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>TPA1</th> <th>TPA0</th> <th>Selected AV<sub>DD</sub> Trip Point (V)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>4.63</td></tr> <tr><td>0</td><td>1</td><td>3.08</td></tr> <tr><td>1</td><td>0</td><td>2.93</td></tr> <tr><td>1</td><td>1</td><td>2.63</td></tr> </tbody> </table>	TPA1	TPA0	Selected AV <sub>DD</sub> Trip Point (V)	0	0	4.63	0	1	3.08	1	0	2.93	1	1	2.63
TPA1	TPA0	Selected AV <sub>DD</sub> Trip Point (V)															
0	0	4.63															
0	1	3.08															
1	0	2.93															
1	1	2.63															
0	PSMEN	Power Supply Monitor Enable Bit. Set to 1 by the user to enable the power supply monitor circuit. Cleared to 0 by the user to disable the power supply monitor circuit.															

**TIME INTERVAL COUNTER (TIC)**

A TIC is provided on-chip for counting longer intervals than the standard 8051-compatible timers can count. The TIC is capable of timeout intervals ranging from 1/128 second to 255 hours. Also, this counter is clocked by the external 32.768 kHz crystal rather than by the core clock, and it can remain active in power-down mode and time long power-down intervals. This has obvious applications for remote battery-powered sensors where regular widely spaced readings are required. Note that instructions to the TIC SFRs are also clocked at 32.768 kHz, so sufficient time must be allowed in user code for these instructions to execute.

Six SFRs are associated with the time interval counter, TIMECON being its control register. Depending on the configuration of the IT0 and IT1 bits in TIMECON, the selected time counter register overflow clocks the interval counter. When this counter is equal to the time interval value loaded in the INTVAL SFR, the TII bit (TIMECON.2) is set and generates an interrupt, if enabled. If the device is in power-down mode, again with TIC interrupt enabled, the TII bit wakes up the device and resumes code execution by vectoring directly to the TIC interrupt service vector address at 0053H. The TIC-related SFRs are described in Table 45. Note also that the time based SFRs can be written initially with the current time; the TIC can then be controlled and accessed by user software. In effect, this facilitates the implementation of a real-time clock. A basic block diagram of the TIC is shown in Figure 47.

Because the TIC is clocked directly from a 32 kHz external crystal on the devices, instructions that access the TIC registers are also clocked at 32 kHz (not at the core frequency). The user must ensure that sufficient time is given for these instructions to execute.




Figure 47. TIC Simplified Block Diagram

**Mode 0 (8-Bit Shift Register Mode)**

Mode 0 is selected by clearing both the SM0 and SM1 bits in the SFR SCON. Serial data enters and exits through RxD. TxD outputs the shift clock. Eight data bits are transmitted or received. Transmission is initiated by any instruction that writes to SBUF. The data is shifted out of the RxD line. The 8 bits are transmitted with the least significant bit (LSB) first.

Reception is initiated when the receive enable bit (REN) is 1 and the receive interrupt bit (RI) is 0. When RI is cleared, the data is clocked into the RxD line, and the clock pulses are output from the TxD line as shown in Figure 58.



Figure 58. 8-Bit Shift Register Mode

**Mode 1 (8-Bit UART, Variable Baud Rate)**

Mode 1 is selected by clearing SM0 and setting SM1. Each data byte (LSB first) is preceded by a start bit (0) and followed by a stop bit (1). Therefore, 10 bits are transmitted on TxD or are received on RxD. The baud rate is set by the Timer 1 or Timer 2 overflow rate, or a combination of the two (one for transmission and the other for reception).

Transmission is initiated by writing to SBUF. The write to SBUF signal also loads a 1 (stop bit) into the 9th bit position of the transmit shift register. The data is output bit-by-bit until the stop bit appears on TxD and the transmit interrupt flag (TI) is automatically set as shown in Figure 59.




Figure 59. 8-Bit Variable Baud Rate

Reception is initiated when a 1-to-0 transition is detected on RxD. Assuming that a valid start bit is detected, character reception continues. The start bit is skipped and the 8 data bits are clocked into the serial port shift register. When all 8 bits have been clocked in, the following events occur:

- The 8 bits in the receive shift register are latched into SBUF.
- The 9th bit (stop bit) is clocked into RB8 in SCON.
- The receiver interrupt flag (RI) is set.

All of the following conditions must be met at the time the final shift pulse is generated:

- RI = 0
- Either SM2 = 0 or SM2 = 1
- Received stop bit = 1

If any of these conditions is *not* met, the received frame is irretrievably lost, and RI is not set.

**Mode 2 (9-Bit UART with Fixed Baud Rate)**

Mode 2 is selected by setting SM0 and clearing SM1. In this mode, the UART operates in 9-bit mode with a fixed baud rate. The baud rate is fixed at Core\_Clk/64 by default, although by setting the SMOD bit in PCON, the frequency can be doubled to Core\_Clk/32. Eleven bits are transmitted or received: a start bit (0), 8 data bits, a programmable 9th bit, and a stop bit (1). The 9th bit is most often used as a parity bit, although it can be used for anything, including a ninth data bit if required.

To transmit, the 8 data bits must be written into SBUF. The ninth bit must be written to TB8 in SCON. When transmission is initiated, the 8 data bits (from SBUF) are loaded into the transmit shift register (LSB first). The contents of TB8 are loaded into the 9th bit position of the transmit shift register. The transmission starts at the next valid baud rate clock. The TI flag is set as soon as the stop bit appears on TxD.

Reception for Mode 2 is similar to that of Mode 1. The 8 data bytes are input at RxD (LSB first) and loaded onto the receive shift register. When all 8 bits have been clocked in, the following events occur:

- The 8 bits in the receive shift register are latched into SBUF.
- The 9th data bit is latched into RB8 in SCON.
- The receiver interrupt flag (RI) is set.

All of the following conditions must be met at the time the final shift pulse is generated:

- RI = 0
- Either SM2 = 0 or SM2 = 1
- Received stop bit = 1

If any of these conditions is not met, the received frame is irretrievably lost, and RI is not set.

**Timer 3 Generated Baud Rates**

The high integer dividers in a UART block mean that high speed baud rates are not always possible. Also, generating baud rates requires the exclusive use of a timer, rendering it unusable for other applications when the UART is required. To address this problem, the ADuC845/ADuC847/ADuC848 have a dedicated baud rate timer (Timer 3) specifically for generating highly accurate baud rates. Timer 3 can be used instead of Timer 1 or Timer 2 for generating very accurate high speed UART baud rates including 115200 and 230400. Timer 3 also allows a much wider range of baud rates to be obtained. In fact, every desired bit rate from 12 bps to 393216 bps can be generated to within an error of ±0.8%. Timer 3 also frees up the other three timers, allowing them to be used for different applications. A block diagram of Timer 3 is shown in Figure 61.




Figure 61. Timer 3, UART Baud Rate

Two SFRs (T3CON and T3FD) are used to control Timer 3. T3CON is the baud rate control SFR, allowing Timer 3 to be used to set up the UART baud rate, and to set up the binary divider (DIV).

The appropriate value to write to the DIV2-1-0 bits can be calculated using the following formula where f<sub>CORE</sub> is defined in PLLCON SFR. Note that the DIV value must be rounded down.

$$DIV = \frac{\log\left(\frac{\text{Core Clock Frequency}}{16 \times \text{Baud Rate}}\right)}{\log(2)}$$

T3FD is the fractional divider ratio required to achieve the required baud rate. The appropriate value for T3FD can be calculated with the following formula:

$$T3FD = \frac{2 \times \text{Core Clock Frequency}}{2^{DIV-1} \times \text{Baud Rate}} - 64$$

Note that T3FD should be rounded to the nearest integer. Once the values for DIV and T3FD are calculated, the actual baud rate can be calculated with the following formula:

$$\text{Actual Baud Rate} = \frac{2 \times \text{Core Clock Frequency}}{2^{DIV-1} \times (T3FD + 64)}$$

For example, to get a baud rate of 9600 while operating at a core clock frequency of 1.5725 MHz, that is, CD = 3,

$$DIV = \log(1572500 / (16 \times 9600)) / \log 2 = 3.35 = 3$$

Note that the DIV result is rounded down.

$$T3FD = (2 \times 1572500) / (2^{3-1} \times 9600) - 64 = 18 = 12H$$

Therefore, the actual baud rate is 9588 bps, which gives an error of 0.12%.

The T3CON and T3FD registers are used to control Timer 3.

**T3CON – Timer 3 Control Register**

SFR Address: 9EH  
 Power-On Default: 00H  
 Bit Addressable: No




Figure 71. Dual Reference Typical Connectivity

04741-067

## TIMING SPECIFICATIONS

AC inputs during testing are driven at  $DV_{DD} - 0.5$  V for Logic 1 and 0.45 V for Logic 0. Timing measurements are made at  $V_{IH}$  min for Logic 1 and  $V_{IL}$  max for Logic 0 as shown in Figure 72.

For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs as shown in Figure 72.

$C_{LOAD}$  for all outputs = 80 pF, unless otherwise noted.

$AV_{DD} = 2.7$  V to 3.6 V or 4.75 V to 5.25 V,  $DV_{DD} = 2.7$  V to 3.6 V or 4.75 V to 5.25 V; all specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

**Table 64. CLOCK INPUT (External Clock Driven XTAL1) Parameter**

		32.768 kHz External Crystal			Unit
		Min	Typ	Max	
$t_{CK}$	XTAL1 Period		30.52		$\mu$ s
$t_{CKL}$	XTAL1 Width Low		6.26		$\mu$ s
$t_{CKH}$	XTAL1 Width High		6.26		$\mu$ s
$t_{CKR}$	XTAL1 Rise Time		9		ns
$t_{CKF}$	XTAL1 Fall Time		9		ns
$1/t_{CORE}$	Core Clock Frequency <sup>1</sup>	0.098	1.57	12.58	MHz
$t_{CORE}$	Core Clock Period <sup>2</sup>		0.636		$\mu$ s
$t_{CYC}$	Machine Cycle Time <sup>3</sup>	10.2	0.636	0.08	$\mu$ s

<sup>1</sup> ADuC845/ADuC847/ADuC848 internal PLL locks onto a multiple (512 times) of the 32.768 kHz external crystal frequency to provide a stable 12.58 MHz internal clock for the system. The core can operate at this frequency or at a binary submultiple called Core\_Clk, selected via the PLLCON SFR.

<sup>2</sup> This number is measured at the default Core\_Clk operating frequency of 1.57 MHz.

<sup>3</sup> ADuC845/ADuC847/ADuC848 machine cycle time is nominally defined as  $1/\text{Core\_Clk}$ .




Figure 72. Timing Waveform Characteristics

Table 66. EXTERNAL DATA MEMORY WRITE CYCLE Parameter

		12.58 MHz Core Clock		6.29 MHz Core Clock		Unit
		Min	Max	Min	Max	
$t_{WLWH}$	$\overline{WR}$ Pulse Width	65		130		ns
$t_{AVLL}$	Address Valid After ALE Low	60		120		ns
$t_{LLAX}$	Address Hold After ALE Low	65		135		ns
$t_{LLWL}$	ALE Low to $\overline{RD}$ or $\overline{WR}$ Low		130		260	ns
$t_{AVWL}$	Address Valid to $\overline{RD}$ or $\overline{WR}$ Low	190		375		ns
$t_{QVWX}$	Data Valid to $\overline{WR}$ Transition	60		120		ns
$t_{QVWH}$	Data Setup Before $\overline{WR}$	120		250		ns
$t_{WHQX}$	Data and Address Hold After $\overline{WR}$	380		755		ns
$t_{WHLH}$	$\overline{RD}$ or $\overline{WR}$ High to ALE High	60		125		ns




Figure 74. External Data Memory Write Cycle

Table 67. I<sup>2</sup>C-COMPATIBLE INTERFACE TIMING Parameter

Parameter		Min	Max	Unit
$t_L$	SCLCK Low Pulse Width	1.3		$\mu$ s
$t_H$	SCLCK High Pulse Width	0.6		$\mu$ s
$t_{SHD}$	Start Condition Hold Time	0.6		$\mu$ s
$t_{DSU}$	Data Setup Time	100		$\mu$ s
$t_{DHD}$	Data Hold Time		0.9	$\mu$ s
$t_{RSU}$	Setup Time for Repeated Start	0.6		$\mu$ s
$t_{PSU}$	Stop Condition Setup Time	0.6		$\mu$ s
$t_{BUF}$	Bus Free Time Between a Stop Condition and a Start Condition	1.3		$\mu$ s
$t_R$	Rise Time of Both SCLCK and SDATA		300	ns
$t_F$	Fall Time of Both SCLCK and SDATA		300	ns
$t_{SUP}^1$	Pulse Width of Spike Suppressed		50	ns

<sup>1</sup> Input filtering on both the SCLOCK and SDATA inputs suppresses noise spikes less than 50 ns.

Table 69. SPI MASTER MODE TIMING (CPHA = 0) Parameter

		Min	Typ	Max	Unit
$t_{SL}$	SCLOCK Low Pulse Width <sup>1</sup>		635		ns
$t_{SH}$	SCLOCK High Pulse Width <sup>1</sup>		635		ns
$t_{DAV}$	Data Output Valid After SCLOCK Edge			50	ns
$t_{DOSU}$	Data Output Setup Before SCLOCK Edge			150	ns
$t_{DSU}$	Data Input Setup Time Before SCLOCK Edge	100			ns
$t_{DHD}$	Data Input Hold Time After SCLOCK Edge	100			ns
$t_{DF}$	Data Output Fall Time		10	25	ns
$t_{DR}$	Data Output Rise Time		10	25	ns
$t_{SR}$	SCLOCK Rise Time		10	25	ns
$t_{SF}$	SCLOCK Fall Time		10	25	ns

<sup>1</sup>Characterized under the following conditions:

- a. Core clock divider bits CD2, CD1, and CD0 in PLLCON SFR set to 0, 1, and 1, respectively, that is, core clock frequency = 1.57 MHz.
- b. SPI bit-rate selection bits SPR1 and SPR0 in SPICON SFR set to 0 and 0, respectively.




Figure 77. SPI Master Mode Timing (CPHA = 0)

04741-082