



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	eZ8
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LED, LVD, POR, PWM, Temp Sensor, WDT
Number of I/O	33
Program Memory Size	8KB (8K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0880pm020eg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2012 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP and Z8 Encore! MC are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

List of Figures

Figure 1.	F1680 Series MCU Block Diagram 3
Figure 2.	Z8F2480, Z8F1680 and Z8F0880 in 20-Pin SOIC, SSOP or PDIP Packages
Figure 3.	Z8F2480, Z8F1680 and Z8F0880 in 28-Pin SOIC, SSOP or PDIP Packages
Figure 4.	Z8F2480, Z8F1680 and Z8F0880 in 40-Pin Dual Inline Package (PDIP) $$. 12
Figure 5.	Z8F2480, Z8F1680 and Z8F0880 in 44-Pin Low-Profile Quad Flat Package (LQFP) or Quad Flat No Lead (QFN)
Figure 6.	Power-On Reset Operation
Figure 7.	Power-On Reset Timing
Figure 8.	Voltage Brown-Out Reset Operation
Figure 9.	GPIO Port Pin Block Diagram
Figure 10.	Interrupt Controller Block Diagram
Figure 11.	Timer Block Diagram
Figure 12.	Noise Filter System Block Diagram 107
Figure 13.	Noise Filter Operation
Figure 14.	Multi-Channel Timer Block Diagram 121
Figure 15.	Count Modulo Mode
Figure 16.	Count Up/Down Mode 123
Figure 17.	Count Up/Down Mode with PWM Channel Outputs and Deadband 127
Figure 18.	Count Max Mode with Channel Compare 128
Figure 19.	LIN-UART Block Diagram 145
Figure 20.	LIN-UART Asynchronous Data Format without Parity 146
Figure 21.	LIN-UART Asynchronous Data Format with Parity 146
Figure 22.	LIN-UART Driver Enable Signal Timing with One Stop Bit and Parity $.151$
Figure 23.	LIN-UART Asynchronous MULTIPROCESSOR Mode Data Format 152
Figure 24.	LIN-UART Receiver Interrupt Service Routine Flow
Figure 25.	Noise Filter System Block Diagram
Figure 26.	Noise Filter Operation

Table 59.	Timer 0–2 PWM0 High Byte Register (TxPWM0H)
Table 60.	Timer 0-2 PWM1 High Byte Register (TxPWM1H) 111
Table 61.	Timer 0–2 PWM1 Low Byte Register (TxPWM1L) 111
Table 62.	Timer 0–2 PWM0 Low Byte Register (TxPWM0L) 111
Table 63.	Timer 0–2 Control 0 Register (TxCTL0) 112
Table 64.	Timer 0–2 Control 1 Register (TxCTL1) 113
Table 65.	Timer 0–2 Control 2 Register (TxCTL2) 117
Table 66.	Timer 0–2 Status Register (TxSTAT) 118
Table 67.	Timer 0–2 Noise Filter Control Register (TxNFC) 119
Table 68.	Timer Count Modes 122
Table 69.	Multi-Channel Timer Address Map 129
Table 70.	Multi-Channel Timer High and Low Byte Registers (MCTH, MCTL) 130
Table 71.	Multi-Channel Timer Reload High and Low Byte Registers (MCTRH, MCTRL)
Table 72.	Multi-Channel Timer Subaddress Register (MCTSA) 132
Table 73.	Multi-Channel Timer Subregister x (MCTSRx)
Table 74.	Multi-Channel Timer Control 0 Register (MCTCTL0) 132
Table 75.	Multi-Channel Timer Control 1 Register (MCTCTL1) 134
Table 76.	Multi-Channel Timer Channel Status 0 Register (MCTCHS0) 135
Table 77.	Multi-Channel Timer Channel Status 1 Register (MCTCHS1) 136
Table 78.	Multi-Channel Timer Channel Control Register (MCTCHyCTL) 137
Table 79.	Multi-Channel Timer Channel-y High Byte Registers (MCTCHyH)* 139
Table 80.	Watchdog Timer Approximate Time-Out Delays 141
Table 81.	Watchdog Timer Reload High Byte Register (WDTH = FF2H) $\dots 143$
Table 82.	Watchdog Timer Reload Low Byte Register 143
Table 83.	LIN-UART Transmit Data Register
Table 84.	LIN-UART Receive Data Register
Table 85.	LIN-UART Status 0 Register—Standard UART Mode (U0STAT0 = F41H)
Table 86.	LIN-UART Status 0 Register—LIN Mode (U0STAT0 = F41H) 166
Table 87.	LIN-UART Mode Select and Status Register (U0MDSTAT = F44H) 168

Address (Hex)	Register Description	Mnemonic	Reset (Hex) ¹	Page #
F17	Timer 2 Control 1	T2CTL1	00	<u>113</u>
F28	Timer 2 PWM1 High Byte	T2PWM1H	00	<u>111</u>
F29	Timer 2 PWM1 Low Byte	T2PWM1L	00	<u>111</u>
F2A	Timer 2 Control 2	T2CTL2	00	<u>117</u>
F2B	Timer 2 Status	T2STA	00	<u>118</u>
F2E	Timer 2 Noise Filter Control	T2NFC	00	<u>119</u>
F2F–F3F	Reserved	—	XX	
LIN UART 0				
F40	LIN UART0 Transmit Data	U0TXD	XX	<u>163</u>
	LIN UART0 Receive Data	U0RXD	XX	<u>164</u>
F41	LIN UART0 Status 0—Standard UART Mode	U0STAT0	0000011Xb	<u>165</u>
	LIN UART0 Status 0—LIN Mode	U0STAT0	00000110b	<u>166</u>
F42	LIN UART0 Control 0	U0CTL0	00	<u>170</u>
F43	LIN UART0 Control 1—Multiprocessor Control	U0CTL1	00	<u>172</u>
	LIN UART0 Control 1—Noise Filter Control	U0CTL1	00	<u>174</u>
	LIN UART0 Control 1—LIN Control	U0CTL1	00	<u>175</u>
F44	LIN UART0 Mode Select and Status	U0MDSTAT	00	<u>168</u>
F45	UART0 Address Compare	U0ADDR	00	<u>177</u>
F46	UART0 Baud Rate High Byte	U0BRH	FF	<u>177</u>
F47	UART0 Baud Rate Low Byte	U0BRL	FF	<u>178</u>
LIN UART 1				
F48	LIN UART1 Transmit Data	U1TXD	XX	<u>163</u>
	LIN UART1 Receive Data	U1RXD	XX	<u>164</u>
F49	LIN UART1 Status 0—Standard UART Mode	U1STAT0	0000011Xb	<u>165</u>
	LIN UART1 Status 0—LIN Mode	U1STAT0	00000110b	<u>166</u>
F4A	LIN UART1 Control 0	U1CTL0	00	<u>170</u>
-				

Table 8. Register File Address Map (Continued)

Notes:

1. XX=Undefined.

2. The Reserved space can be configured as General-Purpose Register File RAM depending on the user option bits (see the <u>User Option Bits</u> chapter on page 277) and the on-chip PRAM size (see the <u>Ordering Information</u> chapter on page 372). If the PRAM is programmed as General-Purpose Register File RAM on Reserved space, the starting address always begins immediately after the end of General-Purpose Register File RAM.

	-			
Address (Hex)	Register Description	Mnemonic	Reset (Hex) ¹	Page #
Analog-to-Digit	al Converter (ADC)			
F70	ADC Control 0	ADCCTL0	00	<u>189</u>
F71	ADC Raw Data High Byte	ADCRD_H	80	<u>191</u>
F72	ADC Data High Byte	ADCD_H	XX	<u>191</u>
F73	ADC Data Low Bits	ADCD_L	XX	<u>192</u>
F74	ADC Sample Settling Time	ADCSST	FF	<u>193</u>
F75	Sample Time	ADCST	XX	<u>194</u>
F76	ADC Clock Prescale Register	ADCCP	00	<u>195</u>
F77–F7F	Reserved	_	XX	
Low-Power Cor	ntrol			
F80	Power Control 0	PWRCTL0	80	<u>44</u>
F81	Reserved	_	XX	
LED Controller				
F82	LED Drive Enable	LEDEN	00	<u>66</u>
F83	LED Drive Level High Bit	LEDLVLH	00	<u>67</u>
F84	LED Drive Level Low Bit	LEDLVLL	00	<u>67</u>
F85	Reserved	_	XX	
Oscillator Cont	rol			
F86	Oscillator Control 0	OSCCTL0	A0	<u>319</u>
F87	Oscillator Control 1	OSCCTL1	00	<u>320</u>
F88–F8F	Reserved			
Comparator 0				
F90	Comparator 0 Control	CMP0	14	<u>257</u>
Comparator 1				
F91	Comparator 1 Control	CMP1	14	<u>258</u>
F92–F9F	Reserved	_	XX	

Table 8. Register File Address Map (Continued)

Notes:

1. XX=Undefined.

2. The Reserved space can be configured as General-Purpose Register File RAM depending on the user option bits (see the <u>User Option Bits</u> chapter on page 277) and the on-chip PRAM size (see the <u>Ordering Information</u> chapter on page 372). If the PRAM is programmed as General-Purpose Register File RAM on Reserved space, the starting address always begins immediately after the end of General-Purpose Register File RAM.

Table 48. IRQ2 Enable Low Bit Register (IRQ2ENL)

Bits	7	6	5	4	3	2	1	0
Field	Reserved	MCTENL	U1RENL	U1TENL	C3ENL	C2ENL	C1ENL	COENL
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	FC8H							

Bit	Description
[7]	Reserved; must be 0.
[6] MCTENL	Multi-Channel Timer Interrupt Request Enable Low Bit (MCTENL)
[5] U1RENL	UART1 Receive Interrupt Request Enable Low Bit (U1RENL)
[4] U1TENL	UART1 Transmit Interrupt Request Enable Low Bit (U1TENL)
[3] C3ENL	Port C3 Interrupt Request Enable Low Bit (C3ENL)
[2] C2ENL	Port C2 Interrupt Request Enable Low Bit (C2ENL)
[1] C1ENL	Port C1 Interrupt Request Enable Low Bit (C1ENL)
[0] C0ENL	Port C0 Interrupt Request Enable Low Bit (C0ENL)

- 3. Write to the Timer Control 0 Register to set the timer interrupt configuration field TICONFIG.
- 4. Write to the Timer High and Low Byte registers to set the starting count value. This value only affects the first pass in COUNTER Mode. After the first timer reload in COUNTER Mode, counting always begins at the reset value of 0001H. Generally, in COUNTER Mode the Timer High and Low Byte registers must be written with the value 0001H.
- 5. Write to the Timer Reload High and Low Byte registers to set the reload value.
- 6. If required, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 7. Configure the associated GPIO port pin for the Timer Input alternate function.
- 8. When using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 9. Write to the Timer Control 1 Register to enable the timer.

In COUNTER Mode, the number of Timer Input transitions since the timer start is calculated using the following equation:

COUNTER Mode Timer Input Transitions = Current Count Value - Start Value

9.2.3.5. COMPARATOR COUNTER Mode

In COMPARATOR COUNTER Mode, the timer counts output transitions from an analog comparator output. The assignment of a comparator to a timer is based on the TIMTRG bits in the CMP0 and CMP1 registers. The TPOL bit in the Timer Control 1 Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER Mode, the prescaler is disabled.

Caution: The frequency of the comparator output signal must not exceed one-fourth the timer clock frequency.

Upon reaching the reload value stored in the Timer Reload High and Low Byte registers, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or High to Low) at timer reload.

Observe the following steps to configure a timer for COMPARATOR COUNTER Mode and initiate the count:

Table 60. Timer 0–2 PWM0 Low Byte Register (TxPWM0L)

Bit	7	6	5	4	3	2	1	0
Field		PWM0L						
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F05H, F0	DH, F15H			

Bit	Description
[7:0]	Pulse Width Modulator 0 High and Low Bytes
PWM0H,	These two bytes, {PWM0H[7:0], PWM0L[7:0]}, form a 16-bit value that is compared to the
PWM0L	current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM
	output value is set by the TPOL bit in the Timer Control 1 Register (TxCTL1).
	The TxPWM0H and TxPWM0L registers also store the 16-bit captured timer value when
	operating in CAPTURE. CAPTURE/COMPARE and DEMODULATION Modes.

9.3.4. Timer 0-2 PWM1 High and Low Byte Registers

The Timer 0–2 PWM1 High and Low Byte (TxPWM1H and TxPWM1L) registers, shown in Tables 61 and 62, store Capture values for DEMODULATION Mode.

Bit	7	6	5	4	3	2	1	0
Field		PWM1H						
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address				F20H, F2	4H, F28H			

Table 61. Timer 0-2 PWM1 High Byte Register (TxPWM1H)

Table 62. Timer 0–2 PWM1 Low Byte Register (TxPWM1L)

Bit	7	6	5	4	3	2	1	0
Field		PWM1L						
Reset	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Address	F21H, F25H, F29H							

Bit	Description
[7:0]	Pulse Width Modulator 1 High and Low Bytes
PWM1H,	These two bytes, {PWM1H[7:0], PWM1L[7:0]}, store the 16-bit captured timer value for
PWM1L	DEMODULATION Mode.

12.3.4. LIN-UART Mode Select and Status Register

The LIN-UART Mode Select and Status Register, shown in Table 87, contains mode select and status bits.

Table 87. LIN-UART Mode Select and Status Register (U0MDSTAT = F44H)

Bit	7	6	5	4	3	2	1	0			
Field		MSEL		MODE STATUS							
Reset	0	0	0	0	0	0	0	0			
R/W	R/W	R/W	R/W	R	R	R	R	R			
Address	F44H, F4CH										

Note: R = Read; R/W = Read/Write.

Bit Description

[7:5] Mode Select

MSEL This read/write field determines which control register is accessed when performing a write or read to the UART Control 1 Register address. This field also determines which status is returned in the Mode Status field when reading this register.

- 000 = Multiprocessor and normal UART control/status
- 001 = Noise filter control/status
- 010 = LIN protocol control/status
- 011 = Reserved
- 100 = Reserved
- 101 = Reserved
- 110 = Reserved

111 = LIN-UART hardware revision (allows hardware revision to be read in the Mode Status field.

[4:0] Mode Status

This read-only field returns status corresponding to one of four modes selected by MSEL. These four modes are described in <u>Table 88</u> on page 169. MSEL[2:0]=000, MULTIPROCESSOR Mode status = {0,0,0,NEWFRM, MPRX} MSEL[2:0]=001, Noise filter status = {NE,0,0,0,0} MSEL[2:0]=010, LIN mode status = {NE, RxBreakLength} MSEL[2:0]=011, Reserved; must be 00000 MSEL[2:0]=100, Reserved; must be 00000 MSEL[2:0]=101, Reserved; must be 00000 MSEL[2:0]=110, Reserved; must be 00000

MSEL[2:0]=111, LIN-UART hardware revision

14.3.5. Sample Settling Time Register

The Sample Settling Time Register, shown in Table 105, is used to program the length of time from the SAMPLE/HOLD signal to the start signal, when the conversion can begin. The number of clock cycles required for settling will vary from system to system depending on the system clock period used. The system designer should program this register to contain the number of clocks required to meet a $0.5 \mu s$ minimum settling time.

Bits	7	6	5	4	3	2	1	0			
Field		Res	erved		SST						
Reset			0		1	1	1				
R/W			R		R/W						
Address		F74H									
Bit Positio	on Va (H)	lue Desci)	Description								
[7:4]	0	Reser	Reserved; must be 0.								
[3:0] SST	0–F Sample settling time in number of system clock periods to meet 0.5µs						ōµs				

Table 105. Sample Settling Time (ADCSST)

Bit	Description (Continued)
[5:2] REFLVL	Comparator 1 Internal Reference Voltage Level This reference is independent of the ADC voltage reference. 0000 = 0.0 V 0001 = 0.2 V 0010 = 0.4 V 0011 = 0.6 V 0100 = 0.8 V 0101 = 1.0 V (Default) 0111 = 1.4 V 1000 = 1.6 V 1001 = 1.8 V 1010-1111 = Reserved
[1:0] TIMTRG	Timer Trigger (Comparator Counter Mode)Enable/disable timer operation.00 = Disable Timer Trigger.01 = Comparator 1 output works as Timer 0 Trigger.10 = Comparator 1 output works as Timer 1 Trigger.11 = Comparator 1 output works as Timer 2 Trigger.

In these two equations, TEMPCALH and TEMPCALL are a pair of Flash option bits containing the calibration data. For more details, see the discussion of TEMPCALH and TEMPCALL in the <u>Flash Option Bits</u> chapter on page 276.

Note: The equations above are temporary test results of the Z8F1680 MCU, version A. The coefficient in the formula may change according to results from tests of version B.

19.1.1. Calibration

The temperature sensor undergoes calibration during the manufacturing process and is maximally accurate only at 30° C. Accuracy decreases as measured temperatures move further from the calibration point.

Because this sensor is an on-chip sensor, Zilog recommends that the user accounts for the difference between ambient and die temperatures when inferring ambient temperature conditions.

	8KB Flash				
	Program Memory]1FFFH		
Address	ses	 Page 15	1DFFH		
TEEEH	_	Page 14			
1C00H	Sector 7	 Page 13	1BFFH		
1BFFH		 Page 12	19FFH		
1800H	Sector 6	 Page 11	17FFH		
17FFH		 Page 10	15FFH		
	Sector 5		- 13FFH		
1400H					
ISELL		l			
	I	l			
	I				
	ļ				
	I				
OBITI	Sector 2				
0800H		 •			
07FFH		Page 3	07FFH		
0400H	Sector 1	Page 2	05FFH		
03FFH		 Page 1	03FFH		
	Sector 0	Page 0	01FFH		
0000H			- 0000H		

Figure 51. 8KB Flash Memory Arrangement



Figure 52. 16KB Flash Memory Arrangement

20.2.1. Flash Operation Timing Using Flash Frequency Registers

Before performing either a program or erase operation on Flash memory, you must first configure the Flash frequency High and Low Byte registers. The Flash frequency registers allow programming and erasing of the Flash with system clock frequencies ranging from 32kHz (32768Hz) through 20MHz.

The Flash frequency High and Low Byte registers combine to form a 16-bit value, FFREQ, to control timing for flash program and erase operations. The 16-bit binary Flash frequency value must contain the system clock frequency (in kHz). This value is calculated using the following equation:

 $FFREQ[15:0] = \frac{System Clock Frequency (Hz)}{1000}$

Caution: Flash programming and erasure are not supported for system clock frequencies below 32kHz (32768 Hz) or above 20MHz. The Flash Frequency High and Low Byte registers must be loaded with the correct value to ensure operation of the Z8 Encore! XP F1680 Series devices.

20.2.2. Flash Code Protection Against External Access

The user code contained within Flash memory can be protected against external access with the On-Chip Debugger. Programming the FRP Flash option bit prevents reading of the user code with the On-Chip Debugger. For more details, see the <u>Flash Option Bits</u> chapter on page 276 and the <u>On-Chip Debugger</u> chapter on page 294.

20.2.3. Flash Code Protection Against Accidental Program and Erasure

The Z8 Encore! XP F1680 Series provides several levels of protection against accidental program and erasure of the contents of Flash memory. This protection is provided by a combination of the Flash Option bits, the register locking mechanism, the page select redundancy and the sector level protection control of the Flash Controller.

20.2.3.1. Flash Code Protection Using the Flash Option Bits

The FWP Flash option bit provides Flash Program Memory protection as listed in Table 133. For more details, see the <u>Flash Option Bits</u> chapter on page 276.

Bits	7	6	5	4	3	2	1	0	
Field	EXTI	LTMG	FLASH_WR_ PRO_EN	EXTL_AO	Reserved		X2_Mode	X2TL_AO	
Reset	U	U	U	U	U U		U	U	
R/W	R/W	R/W	R/W	R/W	R/W R/W		R/W	R/W	
Address			Pr	rogram Memo	ory 0001H				
Note: U = l	Jnchanged	by Reset. R/	W = Read/Write.						
Bit Description									
[7:6]External Crystal Reset TimingEXTLTMG00 = 500 Internal Precision Oscillator Cycles.01 = 1000 Internal Precision Oscillator Cycles.10 = 5000 Internal Precision Oscillator Cycles.11 = 10,000 Internal Precision Oscillator Cycles.									
[5] FLASH_W PRO_EN	[5]Flash Write Operation ProtectFLASH_WR_0 = Flash write protect disable.PRO EN1 = Flash write protect with internal LVD.								
[4] EXTL_AO	External Crystal Always ON XTL_AO 0 = Crystal oscillator is enabled during Reset, resulting in longer reset timing. 1 = Crystal oscillator is disabled during Reset, resulting in shorter reset timing. Note: This bit determines the state of the external crystal oscillator at Reset. Its selection as system clock must be performed in the Oscillator Control Register (OSCCTL0).								
[3:2]	Res	erved; mus	t be 00.						
[1] X2_Mode	Sec 0 = 1 1 = 1	Secondary Crystal Mode Select 0 = External clock input. 1 = External 32kHz watch crystal.							
[0] X2TL_AO	Secondary Crystal Always ON 0 = Secondary Crystal Oscillator is enabled during reset. 1 = Secondary Crystal Oscillator is disabled during reset.								

Table 141. Flash Option Bits at Program Memory Address 0001H

Note: This bit determines state of the Secondary Crystal Oscillator at Reset. Its selection as peripheral clock must be performed in the Peripheral Control (for example, Timer Control2) register.

Caution: When using the external RC oscillator mode, the oscillator can stop oscillating if the power supply drops below 1.6V but remains above the Voltage Brown-Out threshold. The oscillator resumes oscillation when the supply voltage exceeds 1.6V.

25.4. Secondary Crystal Oscillator Operation

Figure 65 displays the recommended configuration for connection with an external fundamental-mode, parallel-resonant crystal operating at 32 kHz. The recommended 32 kHz crystal specifications are provided in Table 173. Printed circuit board layout must add no more than 4pF of stray capacitance to either the X_{IN} or X_{OUT} pins. If oscillation does not occur, reduce the values of capacitors C₁ and C₂ to decrease loading.



Figure 65. Recommended 32kHz Crystal Oscillator Configuration

338

Assembly		Add Mc	ress ode	Op Code(s)			Fla	ags			Fetch	Instr
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	Ζ	S	V	D	Н	Cycles	Cycles
CLR dst	dst ← 00H	R		B0	_	_	_	-	-	_	2	2
		IR		B1	_						2	3
COM dst	dst ← ~dst	R		60	_	*	*	0	_	_	2	2
		IR		61	_						2	3
CP dst, src	dst – src	r	r	A2	*	*	*	*	_	_	2	3
		r	lr	A3	_						2	4
		R	R	A4	_						3	3
		R	IR	A5	_						3	4
		R	IM	A6	_						3	3
		IR	IM	A7	_						3	4
CPC dst, src	dst – src – C	r	r	1F A2	*	*	*	*	_	_	3	3
		r	lr	1F A3	_						3	4
		R	R	1F A4	_						4	3
		R	IR	1F A5	_						4	4
		R	IM	1F A6	_						4	3
		IR	IM	1F A7	_						4	4
CPCX dst, src	dst – src – C	ER	ER	1F A8	*	*	*	*	-	_	5	3
		ER	IM	1F A9	_						5	3
CPX dst, src	dst – src	ER	ER	A8	*	*	*	*	-	-	4	3
		ER	IM	A9	_						4	3
DA dst	dst ← DA(dst)	R		40	*	*	*	Х	-	_	2	2
		IR		41	_						2	3
DEC dst	dst ← dst – 1	R		30	-	*	*	*	-	-	2	2
		IR		31	_						2	3
DECW dst	dst ← dst – 1	RR		80	-	*	*	*	-	-	2	5
		IRR		81							2	6
DI	$IRQCTL[7] \leftarrow 0$			8F	-	-	-	-	-	-	1	2

Table 186. eZ8 CPU Instruction Summary (Continued)

Flags notation:

* = Value is a function of the result of the operation.

– = Unaffected.

X = Undefined.

0 = Reset to 0.

1 = Set to 1.



Figure 72. Typical Active PRAM Mode Supply Current (32–900kHz)

Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <u>http://support.zilog.com</u>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <u>http://</u><u>zilog.com/kb</u> or consider participating in the Zilog Forum at <u>http://zilog.com/forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.