

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f23k22-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Register Definitions: Reset Control

REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0/0	R/W-q/u	U-0	R/W-1/q	R-1/q	R-1/q	R/W-q/u	R/W-0/q
IPEN	SBOREN ⁽¹⁾	_	RI	TO	PD	POR ⁽²⁾	BOR
bit 7	·				•	·	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'	
'1' = Bit is set		'0' = Bit is cle	eared	•		R/Value at all c	ther Resets
x = Bit is unk	nown	u = unchang	jed	q = depends	on condition		
bit 7	IPEN: Interru	ot Priority Ena	ble bit				
		iority levels or					
				IC16CXXX Co	mpatibility mode	e)	
bit 6	SBOREN: BO	OR Software E	nable bit ⁽¹⁾				
	If BOREN<1:						
	1 = BOR is er						
	0 = BOR is di						
		<u>0> = 00, 10 </u>					
bit 5	Unimplemen	ted: Read as	'0'				
bit 4	RI: RESET IN	struction Flag	bit				
	0 = The RES		was executed	· ·	nware or Power evice Reset (mu	-on Reset) ust be set in fin	mware after a
bit 3	TO: Watchdo	g Time-out Fla	ag bit				
		ower-up, CLRW		or SLEEP instr	ruction		
bit 2	PD: Power-de	own Detection	Flag bit				
			the CLRWDT in				
			SLEEP instruc	ction			
bit 1		on Reset Stat					
		r-on Reset occ		cot in coffward	offer a Rower	on Reset occur	c)
bit 0	BOR: Brown-			Set in Soltware		on Reset occur	5)
				(set by firmwa	re only)		
						or Brown-out R	eset occurs)
Note 1: Wi	nen CONFIG2L[2:1] = 01, the	n the SBOREN	Reset state is	s '1'; otherwise,	it is '0'.	
	e actual Reset			• • • •	levice Reset. S		lowing this

register and Section 4.7 "Reset State of Registers" for additional information.

3: See Table 4-1.

Note 1: Brown-out Reset is indicated when BOR is '0' and POR is '1' (assuming that both POR and BOR were set to '1' by firmware immediately after POR).

2: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

5.4 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.7 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. Figures 5-5 through 5-7 show the data memory organization for the PIC18(L)F2X/4XK22 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 5.4.2 "Access Bank"** provides a detailed description of the Access RAM.

5.4.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figures 5-5 through 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figures 5-5 through 5-7 indicate which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 24.0 "Special Features of the CPU" for additional information.

7.7 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT). The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to the Data EEPROM Memory parameters in **Section 27.0** "**Electrical Specifications**" for write cycle limits. If this is the case, then an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification.

-			
	CLRF	EEADR	; Start at address 0
	CLRF	EEADRH	; if > 256 bytes EEPROM
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	INCFSZ	EEADRH, F	; if > 256 bytes, Increment address
	BRA	LOOP	; if > 256 bytes, Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE

	Port Function Priority by Port Pin										
Port bit	PORTA	PORTB	PORTC	PORTD ⁽²⁾	PORTE ⁽²⁾						
5	SRNQ	CCP3 ⁽³⁾	SDO1	P1B							
	C2OUT	P3A ⁽³⁾	RC5	RD5							
	RA5	P2B ⁽¹⁾⁽⁴⁾									
		RB5									
6	OSC2	PGC	TX1/CK1	TX2/CK2							
	CLKO	TX2/CK2 ⁽¹⁾	CCP3 ⁽¹⁾⁽⁷⁾	P1C							
	RA6	RB6	P3A ⁽¹⁾⁽⁷⁾	RD6							
		ICDCK	RC6								
7	RA7										
	OSC1	PGD	RX1/DT1	RX2/DT2							
	RA7	RX2/DT2 ⁽¹⁾	P3B ⁽¹⁾	P1D							
		RB7	RC7	RD7							
		ICDDT									

TABLE 10-4: PORT PIN FUNCTION PRIORITY (CONTINUED)

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

3: Function default pin.

4: Function default pin (28-pin devices).

5: Function default pin (40/44-pin devices).

6: Function alternate pin.

7: Function alternate pin (28-pin devices).

8: Function alternate pin (40/44-pin devices)

Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description			
RB6	0	—	0	DIG	LATB<6> data output; not affected by analog input.			
	1	_	I	TTL	PORTB<6> data input; disabled when analog input enabled.			
IOC2	1	—	I	TTL	Interrupt-on-change pin.			
TX2 ⁽³⁾	1	—	0	DIG	EUSART asynchronous transmit data output.			
CK2 ⁽³⁾	1	—	0	DIG	EUSART synchronous serial clock output.			
	1	_	Ι	ST	EUSART synchronous serial clock input.			
PGC	x	_	I	ST	In-Circuit Debugger and ICSP [™] programming clock input.			
RB7	0	—	0	DIG	LATB<7> data output; not affected by analog input.			
	1	_	Ι	TTL	PORTB<7> data input; disabled when analog input enabled.			
IOC3	1	—	I	TTL	Interrupt-on-change pin.			
RX2 ^{(2), (3)}	1	—	I	ST	EUSART asynchronous receive data input.			
DT2 ^{(2), (3)}	1	—	0	DIG	EUSART synchronous serial data output.			
	1	—	I	ST	EUSART synchronous serial data input.			
PGD	x	—	0	DIG	In-Circuit Debugger and ICSP [™] programming data output.			
	x	—	I	ST	In-Circuit Debugger and ICSP [™] programming data input.			
	Function RB6 IOC2 TX2 ⁽³⁾ CK2 ⁽³⁾ PGC RB7 IOC3 RX2 ^{(2), (3)} DT2 ^{(2), (3)}	Function TRIS Setting RB6 0 1 1 IOC2 1 TX2 ⁽³⁾ 1 CK2 ⁽³⁾ 1 PGC x RB7 0 IOC3 1 RX2 ⁽²⁾ , (3) 1 DT2 ⁽²⁾ , (3) 1 PGD x	Function TRIS Setting ANSEL Setting RB6 0 1 1 IOC2 1 TX2 ⁽³⁾ 1 CK2 ⁽³⁾ 1 PGC x RB7 0 IOC3 1 IOC3 1 IOC3 1 PGC 1 PGC X IOC3 1 IOC3 1 PGD X	Function TRIS Setting ANSEL Setting Pin Type RB6 0 — 0 1 — 0 1 IOC2 1 — 1 IOC2 1 — 1 TX2 ⁽³⁾ 1 — 0 CK2 ⁽³⁾ 1 — 0 PGC x — 1 RB7 0 — 0 1 — 1 — RB7 0 — 0 1 — 1 — RB7 0 — 0 1 — 1 — IOC3 1 — 1 DT2 ⁽²⁾ , (3) 1 — 0 1 — 1 — PGD x — 0	$\begin{tabular}{ c c c c c c } \hline Function & TRIS Setting & Pin Type & Buffer Type \\ \hline Function & 0 & & 0 & DIG \\ \hline 1 & & 1 & TTL \\ \hline 10C2 & 1 & & 1 & TTL \\ \hline 10C2 & 1 & & 1 & TTL \\ \hline 10C2 & 1 & & 0 & DIG \\ \hline CK2^{(3)} & 1 & & 0 & DIG \\ \hline 1 & & 1 & ST \\ \hline PGC & x & & 1 & ST \\ \hline PGC & x & & 1 & ST \\ \hline RB7 & 0 & & 0 & DIG \\ \hline 1 & & 1 & TTL \\ \hline 10C3 & 1 & & 1 & TTL \\ \hline RX2^{(2), (3)} & 1 & & 1 & ST \\ \hline DT2^{(2), (3)} & 1 & & 1 & ST \\ \hline PGD & x & & 0 & DIG \\ \hline \hline 1 & & 1 & ST \\ \hline \end{tabular}$			

TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

14.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is selected (CCPxM<3:0> = 1011), and a match of the TMRxH:TMRxL and the CCPRxH:CCPRxL registers occurs, all CCPx and ECCPx modules will immediately:

- Set the CCP interrupt flag bit CCPxIF
- CCP5 will start an ADC conversion, if the ADC is enabled

On the next TimerX rising clock edge:

• A Reset of TimerX register pair occurs – TMRxH:TMRxL = 0x0000,

This Special Event Trigger mode does not:

- Assert control over the CCPx or ECCPx pins.
- Set the TMRxIF interrupt bit when the TMRxH:TMRxL register pair is reset. (TMRxIF gets set on a TimerX overflow.)

If the value of the CCPRxH:CCPRxL registers are modified when a match occurs, the user should be aware that the automatic reset of TimerX occurs on the next rising edge of the clock. Therefore, modifying the CCPRxH:CCPRxL registers before this reset occurs will allow the TimerX to continue without being reset, inadvertently resulting in the next event being advanced or delayed.

The Special Event Trigger mode allows the CCPRxH:CCPRxL register pair to effectively provide a 16-bit programmable period register for TimerX.

Register Bit 4 Name Bit 7 Bit 6 Bit 5 Bit 3 Bit 2 Bit 1 Bit 0 on Page CCP1CON P1M<1:0> DC1B<1.0>CCP1M<3:0> 198 P2M<1:0> CCP2CON DC2B<1.0> CCP2M<3:0> 198 CCP3CON P3M<1:0> DC3B<1:0> CCP3M<3:0> 198 CCP4CON DC4B<1:0> CCP4M<3:0> 198 CCP5CON CCP5M<3:0> DC5B<1:0> 198 CCPR1H Capture/Compare/PWM Register 1 High Byte (MSB) CCPR1L Capture/Compare/PWM Register 1 Low Byte (LSB) CCPR2H Capture/Compare/PWM Register 2 High Byte (MSB) ____ CCPR2L Capture/Compare/PWM Register 2 Low Byte (LSB) _ CCPR3H Capture/Compare/PWM Register 3 High Byte (MSB) _ CCPR3L Capture/Compare/PWM Register 3 Low Byte (LSB) CCPR4H Capture/Compare/PWM Register 4 High Byte (MSB) ____ CCPR4L Capture/Compare/PWM Register 4 Low Byte (LSB) CCPR5H Capture/Compare/PWM Register 5 High Byte (MSB) ____ CCPR5L Capture/Compare/PWM Register 5 Low Byte (LSB) CCPTMRS0 C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> _____ 201 CCPTMRS1 C5TSEL<1:0> C4TSEL<1:0> 201 INTCON RBIE TMR0IF **INTOIF GIE/GIEH** PEIE/GIEL TMR0IE **INTOIE** RBIF 109 IPR1 ADIP RC1IP TX1IP SSP1IP CCP1IP TMR2IP TMR1IP 121

TABLE 14-5: REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Compare mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

14.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

14.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 14-9). This mode can be used for half-bridge applications, as shown in Figure 14-9, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in halfbridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 14-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT





FIGURE 14-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



14.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate Steering Enable bits (STRxA, STRxB, STRxC and/or STRxD) of the PSTRxCON register, as shown in Table 14-13.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the PxD, PxC, PxB and PxA pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in **Section 14.4.3 "Enhanced PWM Auto-shutdown Mode"**. An autoshutdown event will only affect pins that have PWM outputs enabled.

FIGURE 14-18: SIMPLIFIED STEERING BLOCK DIAGRAM



14.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the PxA, PxB, PxC and PxD pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 14-19 and 14-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.


The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be

set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.







- 16.5.1.5 Synchronous Master Transmission Setup:
- 1. Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.4 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by 3. setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RXx/DTx and TXx/CKx I/O pins.

FIGURE 16-10:

- 4. Disable Receive mode by clearing bits SREN and CREN.
- Enable Transmit mode by setting the TXEN bit. 5.
- 6. If 9-bit transmission is desired, set the TX9 bit.
- 7. If interrupts are desired, set the TXxIE, GIE/ GIEH and PEIE/GIEL interrupt enable bits.
- If 9-bit transmission is selected, the ninth bit 8. should be loaded in the TX9D bit.
- Start transmission by loading data to the 9. TXREGx register.





FIGURE 16-11:

SYNCHRONOUS TRANSMISSION



R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX
bit 7			·	·			bit (
Legend:							
R = Reada	able bit	P = Program	nable bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value	when device is un	programmed		x = Bit is unki	nown		
bit 7		R Pin Enable					
		enabled; RE3					
bit 6	Unimplemen	ted: Read as '	0'				
bit 5	P2BMX: P2B 1 = P2B is on P2B is on 0 = P2B is on	RD2 ⁽²⁾					
bit 4	T3CMX: Time 1 = T3CKI is 0 0 = T3CKI is 0		MUX bit				
bit 3	1 = HFINTOS		ng the CPU wi	thout waiting fo		to stabilize	
bit 2	0 = CCP3 inp	CP3 MUX bit ut/output is mu ut/output is mu ut/output is mu	ltiplexed with	RC6 ⁽¹⁾			
bit 1	1 = ANSELB<		1, PORTB<5:	0> pins are cor 0> pins are cor			
bit 0		P2 MUX bit ut/output is mu ut/output is mu					
Note 1:	PIC18(L)F2XK22	devices only.					
2:	PIC18(L)F4XK22	devices only.					

REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH

Field	Description								
a	RAM access bit								
	a = 0: RAM location in Access RAM (BSR register is ignored)								
	a = 1: RAM bank is specified by BSR register								
bbb	Bit address within an 8-bit file register (0 to 7).								
BSR	Bank Select Register. Used to select the current RAM bank.								
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.								
d	Destination select bit								
	d = 0: store result in WREG								
	d = 1: store result in file register f								
dest	Destination: either the WREG register or the specified register file location.								
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).								
fs	12-bit Register file address (000h to FFFh). This is the source address.								
f _d	12-bit Register file address (000h to FFFh). This is the destination address.								
GIE	Global Interrupt Enable bit.								
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).								
label	Label name.								
mm	The mode of the TBLPTR register for the table read and table write instructions.								
	Only used with table read and table write instructions:								
*	No change to register (such as TBLPTR with table reads and writes)								
*+	Post-Increment register (such as TBLPTR with table reads and writes)								
*_	Post-Decrement register (such as TBLPTR with table reads and writes)								
+*	Pre-Increment register (such as TBLPTR with table reads and writes)								
n	The relative address (2's complement number) for relative branch instructions or the direct address for CALL/BRANCH and RETURN instructions.								
DC									
PC	Program Counter.								
PCL	Program Counter Low Byte.								
PCH	Program Counter High Byte.								
PCLATH	Program Counter High Byte Latch.								
PCLATU	Program Counter Upper Byte Latch.								
PD	Power-down bit.								
PRODH	Product of Multiply High Byte.								
PRODL	Product of Multiply Low Byte.								
S	Fast Call/Return mode select bit								
	s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)								
TBLPTR	21-bit Table Pointer (points to a Program Memory location).								
	8-bit Table Latch.								
TABLAT	Time-out bit.								
TOS	Top-of-Stack.								
	Unused or unchanged.								
u MDT	Watchdog Timer.								
WDT									
WREG	Working register (accumulator).								
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.								
	7-bit offset value for indirect addressing of register files (source).								
Z _S	7-bit offset value for indirect addressing of register files (destination).								
Zd	Optional argument.								
l ∫ [toxt]	Indicates an indexed address.								
[text]									
(text)	The contents of text.								
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.								
\rightarrow	Assigned to.								
< >	Register bit field.								
€	In the set of.								
italics	User defined term (font is Courier).								

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le Ta \le +125^{\circ}C$								
Param	Device Characteristics	Тур	Тур	Max	Max	Units		Conditions		
No.	Device onaracteristics	+25°C	+60°C	+85°C	+125°C	Units	Vdd	Notes		
D015	Comparators	7	7	18	18	μA	1.8V			
		7	7	18	18	μΑ	3.0V	LP mode		
		7	7	18	18	μA	2.3V			
		7	7	18	18	μA	3.0V			
		8	8	20	20	μA	5.0V			
D016	Comparators	38	38	95	95	μΑ	1.8V			
		40	40	105	105	μΑ	3.0V	HP mode		
		39	39	95	95	μA	2.3V	The mode		
		40	40	105	105	μA	3.0V			
		40	40	105	105	μA	5.0V			
D017	DAC	14	14	25	25	μΑ	2.0V			
		20	20	35	35	μΑ	3.0V			
		15	15	30	30	μA	2.3V			
		20	20	35	35	μA	3.0V			
		32	32	60	60	μA	5.0V			
D018	FVR ⁽²⁾	15	16	25	25	μΑ	1.8V			
		15	16	25	25	μΑ	3.0V			
		28	28	45	45	μΑ	2.3V			
		31	31	55	55	μΑ	3.0V			
		66	66	100	100	μΑ	5.0V			
D013	A/D Converter ⁽³⁾	185	185	370	370	μΑ	1.8V			
		210	210	400	400	μΑ	3.0V	A/D on, not converting		
		200	200	380	380	μΑ	2.3V			
		210	210	400	400	μΑ	3.0V			
		250	250	450	450	μA	5.0V			

27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: On PIC18LF2X/4XK22 the BOR, HLVD and FVR enable internal band gap reference. With more than one of these modules enabled, the current consumption will be less than the sum of the specifications. On PIC18F2X/4XK22, the internal band gap reference is always enabled and its current consumption is included in the Power-down Base Current (IPD).

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

PIC18LF	2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2	X/4XK22			erating nperatu	re -40°C ≤ TA ≤		tated)		
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D100	Supply Current (IDD) ^{(1),(2)}	0.030	0.050	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 1 MHz		
D101		0.045	0.065	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, ECM source)		
D102		0.06	0.12	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 1 MHz		
D103		0.08	0.15	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, ECM source)		
D104		0.13	0.20	mA	-40°C to +125°C	VDD = 5.0V			
D105		0.45	0.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz		
D106		0.70	1.0	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, ECH source)		
D107		0.55	0.8	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 20 MHz		
D108		0.75	1.0	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode, ECH source)		
D109		0.90	1.2	mA	-40°C to +125°C	VDD = 5.0V	L'OIT Source)		
D110		2.25	3.0	mA	-40°C to +125°C	Vdd = 3.0V	Fosc = 64 MHz (PRI_IDLE mode, ECH source)		
D111		2.25	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz		
D112		2.60	3.5	mA	-40°C to +125°C	VDD = 5.0V	(PRI_IDLE mode, ECH source)		
D113		0.35	0.6	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 4 MHz		
D114		0.55	0.8	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal (PRI_IDLE mode, ECM + PLL source)		
D115		0.45	0.6	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 4 MHz		
D116		0.60	0.9	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal (PRI_IDLE mode,		
D117		0.70	1.0	mA	-40°C to +125°C	VDD = 5.0V	ECM + PLL source)		
D118		2.2	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal (PRI_IDLE mode, ECH + PLL source)		
D119		2.2	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz		
D120		2.5	3.5	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal (PRI_IDLE mode, ECH + PLL source)		

27.6 DC Characteristics: Primary Idle Supply Current, PIC18(L)F2X/4XK22

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI_RUN and PRI_IDLE only).







FIGURE 28-13: PIC18LF2X/4XK22 DELTA IPD COMPARATOR HIGH-POWER MODE












© 2010-2016 Microchip Technology Inc.










FIGURE 28-57: PIC18LF2X/4XK22 MAXIMIUM IDD: PRI_RUN EC with PLL












© 2010-2016 Microchip Technology Inc.

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units				
Dimension	Dimension Limits			MAX	
Contact Pitch	act Pitch E		1.27 BSC		
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A