



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f23k22-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 4.2 Register Definitions: Reset Control

#### REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0/	0 R/W-q/u	U-0	R/W-1/a	R-1/q	R-1/q	R/W-q/u	R/W-0/a	
IPEN	SBOREN <sup>(1)</sup>	_	RI	то	PD	POR <sup>(2)</sup>	BOR	
bit 7	I						bit 0	
							,	
Legend:								
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
'1' = Bit is	set	'0' = Bit is cle	ared	-n/n = Value	at POR and BO	R/Value at all c	ther Resets	
x = Bit is	unknown	u = unchang	u = unchanged q = depends on condition					
bit 7 <b>IPEN:</b> Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)								
bit 6	<b>SBOREN:</b> BC <u>If BOREN&lt;1:(</u> 1 = BOR is er 0 = BOR is di <u>If BOREN&lt;1:(</u> Bit is disabled)	DR Software Er D = 01: habled sabled D = 00, 10  or I and read as '0	nable bit <sup>(1)</sup>			,		
bit 5	Unimplemen	ted: Read as '	0'					
bit 4	RI: RESET INS	struction Flag b	oit					
	1 = The RESE 0 = The RESE code-exe	ET instruction v ET instruction cuted Reset of	vas not execu was executec ccurs)	ited (set by firm d causing a de	ware or Power- vice Reset (mu	on Reset) st be set in fin	mware after a	
bit 3	TO: Watchdog	g Time-out Flag	g bit					
	1 = Set by po 0 = A WDT ti	wer-up, CLRW	DT instruction ed	or SLEEP instr	uction			
bit 2	PD: Power-do	own Detection	Flag bit					
	1 = Set by po	ower-up or by t	he CLRWDT in	struction				
<b>L</b> :L 4	0 = Set by ex	ecution of the	SLEEP INStruc	Ction				
DIT		on Reset Statu	S DIT-					
	1 = NO POWer 0 0 = A Power 0	on Reset occu	rred (must be	set in software	after a Power-o	on Reset occur	s)	
bit 0	BOR: Brown-	out Reset State	us bit <sup>(3)</sup>				- /	
	1 = A Brown- 0 = A Brown-	out Reset has out Reset occi	not occurred urred (must be	(set by firmwai e set by firmwa	e only) re after a POR o	or Brown-out R	eset occurs)	
Note 1:	When CONFIG2L[	2:1] = 01, then	the SBOREN	Reset state is	; '1'; otherwise.	it is '0'.		
2:	The actual Reset v	alue of POR is	determined b	by the type of c	levice Reset. Se	e the notes fol	lowing this	

register and Section 4.7 "Reset State of Registers" for additional information.

**3:** See Table 4-1.

**Note 1:** Brown-out Reset is indicated when BOR is '0' and POR is '1' (assuming that both POR and BOR were set to '1' by firmware immediately after POR).

2: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

# 6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

# 6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

The table read operation retrieves one byte of data directly from program memory and places it into the TABLAT register. Figure 6-1 shows the operation of a table read.

The table write operation stores one byte of data from the TABLAT register into a write block holding register. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.6 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. Tables containing data, rather than program instructions, are not required to be word aligned. Therefore, a table can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

#### FIGURE 6-1: TABLE READ OPERATION



# 9.4 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

### 9.5 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Request Flag registers (PIR1, PIR2, PIR3, PIR4 and PIR5).

# 9.6 **PIE Registers**

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3, PIE4 and PIE5). When IPEN = 0, the PEIE/GIEL bit must be set to enable any of these peripheral interrupts.

# 9.7 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are five Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3, IPR4 and IPR5). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	INT2IP: INT2	External Interr	upt Priority bi	t			
	1 = High prio	rity					
L'HO	0 = Low prior	ity Easterne et lasterne					
DIT 6	INTTIP: INTT	External Interr	upt Priority bi	τ			
	1 = High pho 0 = Low prior	itv					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	INT2IE: INT2	External Interr	upt Enable bi	t			
	1 = Enables t	the INT2 extern	nal interrupt				
	0 = Disables	the INT2 exter	nal interrupt				
bit 3	INT1IE: INT1	External Interr	upt Enable bi	t			
	1 = Enables t 0 = Disables	the INT1 extern the INT1 extern	nal interrupt				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	INT2IF: INT2	External Interr	upt Flag bit				
	1 = The INT2	external inter	upt occurred	(must be clear	ed bv software)		
	0 = The INT2	external inter	rupt did not o	ccur	,		
bit 0	INT1IF: INT1	External Interr	upt Flag bit				
	1 = The INT1	external interi	upt occurred	(must be clear	ed by software)		
	0 = The INT1	external inter	rupt did not o	ccur			
Note:	Interrupt flag bits a	re set when an	interrupt				
	condition occurs, re	egardless of the	e state of				
	its corresponding e	enable bit or the	ne global				
	the appropriate inte	errupt flag bits	are clear				
	prior to enabling a	n interrupt. Thi	s feature				
	allows for software	polling.					

### REGISTER 9-3: INTCON3: INTERRUPT CONTROL 3 REGISTER

# 11.2 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit of the T0CON register. In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.4 "Prescaler"). Timer0 incrementing is inhibited for two instruction cycles following a TMR0 register write. The user can work around this by adjusting the value written to the TMR0 register to compensate for the anticipated missing increments.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE of the T0CON register; clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements (see Table 27-12) to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

# 11.3 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is neither directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without the need to verify that the read of the high and low byte were valid. Invalid reads could otherwise occur due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. Writing to TMR0H does not directly affect Timer0. Instead, the high byte of Timer0 is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

# FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



### FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



# 11.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits of the T0CON register which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When the prescaler is assigned, prescale values from 1:2 through 1:256 in integer power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

**Note:** Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

### 11.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

# 11.5 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit of the INTCON register. Before re-enabling the interrupt, the TMR0IF bit must be cleared by software in the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2		TMR0IP		RBIP	110
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA		T0PS<2:0>		154
TMR0H			Tin	ner0 Regist	er, High Byt	е			—
TMR0L	Timer0 Register, Low Byte								
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151

# TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Timer0.

#### 15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  slave in 10-bit Addressing mode (Figure 15-20) and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a <u>data</u> byte to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

#### 15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

REGISTE	K 19-5. 001 XC	0143. 331 /			5		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIN	A PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
·							
Legend:							
R = Reada	able bit	W = Writab	le bit	U = Unimplem	ented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is ur	nknown	-n/n = Value at	t POR and BOR	/Value at all ot	her Resets
'1' = Bit is	set	'0' = Bit is c	cleared				
bit 7	ACKTIM: Ack	nowledge Tin	ne Status bit	(I <sup>2</sup> C mode only	) <sup>(3)</sup>		
	1 = Indicates t	he I <sup>2</sup> C bus is	in an Ackno	wledge sequen	ce, set on 8 <sup>th</sup> fa	lling edge of S	CLx clock
1.11.0	0 = Not an Acl	knowledge se	equence, cle	ared on 9"' risin	g edge of SCLx	CIOCK	
DIT 6	PCIE: Stop Co	ndition Interr	upt Enable t	bit (IFC mode on	iy)		
	1 = Enable Internet 0 = Stop detection	tion interrupt	s are disable	p condition ed(2)			
bit 5	SCIE: Start Co	ndition Interr	upt Enable b	oit (I <sup>2</sup> C mode on	lv)		
	1 = Enable inte	errupt on det	ection of Sta	rt or Restart cor	ditions		
	0 = Start detec	tion interrupt	ts are disable	ed <sup>(2)</sup>			
bit 4	BOEN: Buffer	Overwrite Er	nable bit				
	In SPI Slave m	<u>node:</u> (1)					
	1 = SSPx	BUF updates	s every time t	that a new data	byte is shifted in	n ignoring the I	BF bit
	SSPx	CON1 reaiste	er is set. and	the buffer is no	t updated	alleauy sei, se	
	In I <sup>2</sup> C Master	mode:	,				
	This bit is	ignored.					
	<u>In I=C Slave m</u> 1 – SSPx	<u>i00e:</u> BLIE is unda	ted and $\overline{ACI}$	k is generated f	or a received a	ddress/data by	te ignoring the
	state of	of the SSPxC	V bit only if	the BF bit = $0$ .			re, ignoring the
	0 = SSPx	BUF is only ι	updated whe	n SSPxOV is cl	ear		
bit 3	SDAHT: SDAX	Hold Time S	Selection bit	(I <sup>2</sup> C mode only)			
	1 = Minimum o	of 300 ns hold	d time on SD	Ax after the fall	ing edge of SCL	X	
	0 = Minimum c	of 100 ns hold	d time on SD	Ax after the fall	ing edge of SCL	_X	
bit 2	SBCDE: Slave	e Mode Bus (	Collision Det	ect Enable bit (I	<sup>2</sup> C Slave mode	only)	
	If on the rising BCLxIF bit of t	edge of SC he PIR2 regi	Lx, SDAx is ster is set, a	sampled low wind bus goes idle	hen the module e	is outputting a	a high state, the
	1 = Enable sla 0 = Slave bus	ve bus collisi collisi	ion interrupts rrupts are dis	s sabled			
bit 1	AHEN: Addres	ss Hold Enab	le bit (I <sup>2</sup> C SI	ave mode only)			
	1 = Following t	he 8th falling	edge of SC	Lx for a matchin	g received addr	ess byte; CKP	bit of the SSPx-
	CON1 reg	ister will be o	cleared and t	the SCLx will be	held low.		
Note 4	U = Address h	Diding is disa		upor to image -	II but the left	actived but a	
note 1:	set when a new by	te is received	I and $BF = 1$	. but hardware o	continues to writ	e the most rec	ent byte to
	SSPxBUF.			,			
2:	This bit has no effe enabled.	ct in Slave m	odes for whi	ich Start and Sto	p condition det	ection is explic	itly listed as

#### REGISTER 15-5: SSPxCON3: SSPx CONTROL REGISTER 3

3: The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

					OTER	_	
R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	DTRXP	CKTXP	BRG16		WUE	ABDEN
bit 7							bit 0
Legend:						( <b>-</b> )	
R = Readable I	oit	W = Writable k	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 7	ABDOVF: Aut Asynchronous 1 = Auto-baud 0 = Auto-baud Synchronous Don't care	to-Baud Detect ( <u>s mode</u> : d timer overflowe d timer did not ov <u>mode</u> :	Overflow bit ed verflow				
bit 6	RCIDL: Recei	ve Idle Flag bit					
	Asynchronous 1 = Receiver i 0 = Start bit ha Synchronous Don't care	<u>s mode</u> : s Idle as been detecte <u>mode</u> :	d and the rece	eiver is active			
bit 5	DTRXP: Data/	Receive Polarit	y Select bit				
	Asynchronous	<u>s mode</u> :		``			
	1 = Receive d	ata (RXx) is inve ata (RXx) is not	erted (active-lo	0W) ve-high)			
	Synchronous	mode:		ve mgm)			
	1 = Data (DTx	x) is inverted (ac	tive-low)				
	0 = Data (DTx	<ol> <li>is not inverted</li> </ol>	(active-high)				
bit 4	CKTXP: Clock	<pre>k/Transmit Polar .</pre>	ity Select bit				
	Asynchronous 1 = Idle state f 0 = Idle state f	<u>s mode</u> : for transmit (TX) for transmit (TX)	κ) is low κ) is high				
	Synchronous	<u>mode</u> :	, 0				
	1 = Data chan 0 = Data chan	iges on the fallin iges on the risin	g edge of the g edge of the g	clock and is san clock and is sam	npled on the ris	ing edge of the c ing edge of the c	lock lock
bit 3	BRG16: 16-bi 1 = 16-bit Ba 0 = 8-bit Bau	t Baud Rate Ge ud Rate Genera d Rate Generate	nerator bit itor is used (Sl or is used (SP	PBRGHx:SPBR( BRGx)	Gx)		
bit 2	Unimplement	ted: Read as '0'					
bit 1	WUE: Wake-u	ıp Enable bit					
	Asynchronous 1 = Receiver i edge. WL 0 = Receiver i Synchronous	s mode: is waiting for a f JE will automation is operating norr mode:	alling edge. N cally clear on t nally	o character will he rising edge.	be received bu	RCxIF will be se	et on the falling
	Don't care						
bit 0	ABDEN: Auto	-Baud Detect Er	hable bit				
	Asynchronous 1 = Auto-Bau 0 = Auto-Bau Synchronous Don't care	<u>s mode</u> : Id Detect mode Id Detect mode <u>mode</u> :	is enabled (cle is disabled	ears when auto-l	baud is comple	ie)	

# REGISTER 16-3: BAUDCONX: BAUD RATE CONTROL REGISTER

# 19.5 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step by following these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) \* V, where *I* is calculated in the current calibration step (Section 19.3.1 "Current Source Calibration"), *C* is calculated in the capacitance calibration step (Section 19.3.2 "Capacitance Calibration") and *V* is measured by performing the A/D conversion.

It is assumed that the time measured is small enough that the capacitance, *C*OFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel; the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (4-5 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and this channel selected when making a time measurement.

# FIGURE 19-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



### 23.7 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

### 23.8 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL<3:0>				337
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151

#### TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are unused by the HLVD module.

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—		WDT	PS<3:0>		WDTEI	N<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programma	ble bit	U = Unimpleme	ented bit, read as	0'	
-n = Value wh	en device is unprog	Irammed		x = Bit is unkno	wn		
bit 7-6	Unimplemente	ed: Read as '0'					
bit 5-2	WDTPS<3:0>:	Watchdog Timer	Postscale Selec	ct bits			
	1111 = 1:32,76	68					
	1110 <b>= 1:16,3</b> 8	34					
	1101 = 1:8,192	2					
	1100 = 1:4,096	6					
	1011 = 1:2,048	3					
	1010 = 1:1,024	1					
	1001 <b>= 1:512</b>						
	1000 <b>= 1:256</b>						
	0111 <b>= 1:128</b>						
	0110 <b>= 1:64</b>						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1.1						
bit 1-0	WDTEN<1:0>:	Watchdog Timer	Enable bits				
	11 = WDT ena	bled in hardware;	SWDTEN bit di	sabled			
	10 = WDI cont	trolled by the SWL	DIEN bit				
	01 = WDT ena	bled when device	is active, disab	led when device is	s in Sleep; SWDTI	EN bit disabled	
	00 = WDT disa	bled in hardware;	SWDTEN bit d	isabled			

# REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH

R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
MCLR	E —	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX
bit 7							bit (
Legend:							
R = Read	able bit	P = Programr	nable bit	U = Unimpler	mented bit. read	d as '0'	
-n = Value	e when device is	unprogrammed		x = Bit is unk	nown		
bit 7	MCLRE: M	ICLR Pin Enable	bit				
	$1 = \overline{MCLR}$	pin enabled; RE3	input pin disa	bled			
1.11.0	0 = RE3 inj	put pin enabled; I	VICLR disable	d			
bit 6	Unimplem	ented: Read as '	0'				
bit 5	<b>P2BMX:</b> P2	2B Input MUX bit					
	I = P2B is	on RD2 <sup>(2)</sup>					
	0 = P2B is	on RC0					
bit 4	T3CMX: Ti	mer3 Clock Input	MUX bit				
	1 = T3CKI	is on RC0					
	0 = 13CKI	IS ON RB5					
bit 3		IFINTOSC Fast	Start-up bit	· · · · · · · · · · · · · · · · · · ·		4 4 - h : l'	
	1 = HFINI( 0 - The system	JSC starts clocki stem clock is held	ng the CPU w 1 off until the H	ITENTOSC is st	or the oscillator	to stabilize	
hit 2	CCP3MX:	CCP3 MUX hit					
	1 = CCP3 i	nput/output is mu	ultiplexed with	RB5			
	0 = CCP3 i	nput/output is mu	ltiplexed with	RC6 <sup>(1)</sup>			
	CCP3 i	nput/output is mu	Itiplexed with	RE0 <sup>(2)</sup>			
bit 1	PBADEN:	PORTB A/D Ena	ble bit				
	1 = ANSEL 0 = ANSEL	B<5:0> resets to B<5:0> resets to	1, PORTB<5: 0, PORTB<4:	0> pins are co 0> pins are co	nfigured as ana nfigured as digi	log inputs on F tal I/O on Rese	Reset et
bit 0	CCP2MX:	CCP2 MUX bit					
	1 = CCP2 i	nput/output is mu	Itiplexed with	RC1			
	0 = CCP2 i	nput/output is mu	Itiplexed with	RB3			
Note 1:	PIC18(L)F2XK2	2 devices only.					
2:	PIC18(L)F4XK2	2 devices only.					

#### REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH

# 24.3 Watchdog Timer (WDT)

For PIC18(L)F2X/4XK22 devices, the WDT is driven by the LFINTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LFINTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits of the OSCCON register are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
  - 2: Changing the setting of the IRCF bits of the OSCCON register clears the WDT and postscaler counts.
  - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

#### FIGURE 24-1: WDT BLOCK DIAGRAM



ADD	OWFC	ADD W a	ADD W and CARRY bit to f								
Synta	ax:	ADDWFC	f {,d {,	a}}							
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$									
Oper	ation:	(W) + (f) +	$(W) + (f) + (C) \to dest$								
Statu	is Affected:	N,OV, C, D	N,OV, C, DC, Z								
Enco	oding:	0010	00da	fff	f	ffff					
ory location 'f'. If 'd' is '0', the result placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank. If 'a' is '0' and the extended instruct set is enabled, this instruction oper in Indexed Literal Offset Addressin mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented ar Bit-Oriented Instructions in Inde Literal Offset Mode" for details						result is sult is sult is on 'f'. selected. select the astruction operates essing See ed and Indexed ails.					
Word	ds:	1									
Cycle	es:	1									
QC	ycle Activity:										
	Q1	Q2	Q3			Q4					
	Decode	Read register 'f'	Proce Data	ess a	V de	Vrite to stination					
<u>Exan</u>	nple:	ADDWFC	REG,	0, 3	1						
	Before Instruc CARRY I REG W After Instructio CARRY I REG W	tion it = 1 = 02h = 4Dh on it = 0 = 02h = 50h									

AND	DLW	Α	AND literal with W							
Synt	ax:	A	NDLW	k						
Oper	rands:	0	≤ k ≤ 258	5						
Oper	ration:	(V	(W) .AND. $k \rightarrow W$							
Statu	is Affected:	N	N, Z							
Enco	oding:		0000	1011	kkk	k	kkkk			
Desc	cription:	Tł 8-	ne conter bit literal	nts of W a 'k'. The r	are AN esult i	D'eo s pla	d with the aced in W.			
Word	ds:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1		Q2	Q3	3		Q4			
	Decode	Re	ad literal 'k'	Proce Dat	ess a	W	rite to W			
Exar	nple:	A	NDLW	05Fh						
Before Instruction										
	W	=	A3h							
	After Instruction	on								
	W	=	03h							

BTF	SC	Bit Test Fi	le, Skip if Cl	ear	BTFSS	Bit Test Fi	le, Skip if Se	t	
Synta	IX:	BTFSC f, b	{,a}		Syntax:	BTFSS f, b	o {,a}		
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]			
Oper	ation:	skip if (f <b>)</b>	= 0		Operation:	skip if (f <b></b>	) = 1		
Statu	s Affected:	None			Status Affected	l: None			
Enco	ding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff:	ff ffff	
Desc	ription:	If bit 'b' in re instruction is the next instr current instru- and a NOP is this a 2-cycle If 'a' is '0', th 'a' is '1', the GPR bank. If 'a' is '0' an set is enable Indexed Lite mode where See Section Bit-Orientee Literal Offse	gister 'f' is '0', skipped. If bit ruction fetchee uction executio s executed ins e instruction. e Access Ban BSR is used to d the extended d, this instruct ral Offset Addi over $f \le 95$ (5F e 25.2.3 "Byte H Instructions et Mode" for o	then the next 'b' is '0', then d during the on is discarded tead, making k is selected. If o select the d instruction ion operates in ressing h). -Oriented and in Indexed letails.	Description:	If bit 'b' in re instruction is the next insi current instr and a NOP i this a 2-cycl If 'a' is '0', th 'a' is '1', the GPR bank. If 'a' is '0' ar set is enable in Indexed L mode when See Section Bit-Oriente Literal Offs	If bit 'b' in register 'f' is '1', then the instruction is skipped. If bit 'b' is '1', the next instruction fetched during the current instruction execution is discard and a NOP is executed instead, malthis a 2-cycle instruction. If 'a' is '0', the Access Bank is select 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruct set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.		
Word	s:	1			Words:	1			
Cycle	S:	1(2) Note: 3 cy by a	cles if skip and 2-word instruc	l followed ction.	Cycles:	1(2) Note: 3 cy by a	/cles if skip and a 2-word instruc	followed	
QC	cle Activity:				Q Cycle Activ	ity:			
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	Decode	Read	Process	No	Decod	le Read	Process	No	
lfsk	n:	register i	Dala	operation	lf skin <sup>.</sup>	register i	Dala	operation	
II OK	ρ. Ο1	02	03	04	n onip. 01	02	03	04	
	No	No	No	No	No	No	No	No	
	operation	operation	operation	operation	operati	on operation	operation	operation	
lf sk	p and followed	by 2-word ins	truction:	<u> </u>	If skip and foll	owed by 2-word i	nstruction:	<u>.                                    </u>	
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
	No	No	No	No	No	No	No	No	
	operation	operation	operation	operation	operati	on operation	operation	operation	
	No	No	No	No	No	No	No	No	
	operation	operation	operation	operation	operati	on operation	operation	operation	
<u>Exam</u>	i <u>ple</u> : Before Instruct	HERE B FALSE : TRUE :	FFSC FLAC	8, 1, 0	<u>Example</u> : Before In:	HERE FALSE TRUE Struction	BTFSS FLA : :	.G, 1, 0	
	PC	= add	ress (HERE)		PC	= a	ddress (HERE	)	
	After Instructio	n 1. O			After Inst	ruction			
	IT FLAG< PC If FLAG< PC	1> = 0; = add 1> = 1; = add	ress (TRUE) ress (FALSE	)	If FL	AG<1> = 0 PC = a AG<1> = 1 PC = a	; ddress (FALS) ; ddress (TRUE)	Ε)	

CPFSGT		Compare	Compare f with W, skip if f > W			
Syntax:		CPFSGT	CPFSGT f {,a}			
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a  \in  [0,1] \end{array}$			
Operation:		(f) – (W), skip if (f) > ( (unsigned c	(f) – (W), skip if (f) > (W) (unsigned comparison)			
Status Affected:		None	None			
Encoding:		0110	0110 010a ffff ffff			
Description:		Compares t location 'f' tr performing If the content contents of instruction i executed in 2-cycle inst If 'a' is '0', tt If 'a' is '0', tt GPR bank. If 'a' is '0' ar set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:		1	1			
Cycles:		1(2) <b>Note:</b> 3 cy by a	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.			
QU		02	03	04		
	Decode	Read	Process	No		
		register 'f'	Data	operation		
lf sk	ip:					
	Q1	Q2	Q3	Q4		
	No	No	No	No		
lfek	in and follower	d by 2-word in	operation:	operation		
11 010	Q1	02	03	04		
	No	No	No	No		
	operation	operation	operation	operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Example</u> :		HERE NGREATER GREATER	HERE CPFSGT REG, 0 NGREATER : GREATER :			
Before Instruction						
	PC = Address (HERE)					
	W = ?					
	After Instruction					
If REG > W; PC = Address (GREATER)						

CPFSLT	Compare	Compare f with W, skip if f < W			
Syntax:	CPFSLT f	CPFSLT f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	(f) – (W), skip if (f) < (unsigned c	(f) – (W), skip if (f) < (W) (unsigned comparison)			
Status Affected:	None				
Encoding:	0110	0110 000a ffff ffff			
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
Words:	1	1			
Cycles:	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read	Process	No		
lf skip:	register i	Data	operation		
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
If skip and followe	d by 2-word in	struction:	_		
Q1	Q2	Q3	Q4		
NO operation	NO operation	NO operation	NO operation		
No	No	No	No		
operation	operation	operation	operation		
Example:	HERE ( NLESS LESS	HERE CPFSLT REG, 1 NLESS : LESS :			
Before Instruc	ction				
PC	= Ad	dress (HERE	)		
After Instructi	e ? on				
If REG	< W;				
PC	= Ad	dress (LESS	)		
If REG	≥ W;	dara a dara dara dara dara dara dara da	_ `		
PC	= Ad	aress (NLES	S)		

If REG

PC

≤ W;

= Address (NGREATER)







© 2010-2016 Microchip Technology Inc.



FIGURE 28-76: PIC18LF2X/4XK22 TYPICAL IDD: SEC\_IDLE 32.768 kHz

FIGURE 28-77: PIC18LF2X/4XK22 MAXIMUM IDD: SEC\_IDLE 32.768 kHz



# 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-052C Sheet 1 of 2