



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f24k22-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

6.3 Register Definitions: Memory Control

REGISTER 6-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0				
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD				
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit											
S = Bit can be set by software, but not cleared $U = Unimplemented bit, read as '0'$											
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
h:4 7					-4 h:4						
DIT 7	1 - Accoss E	n Program or L		i wemory Selec							
	1 = Access r 0 = Access d	ata EEPROM	memory								
bit 6	CFGS: Flash	Program/Data	EEPROM or (Configuration S	elect bit						
	1 = Access C	configuration re	gisters	-							
	0 = Access F	lash program	or data EEPRO	OM memory							
bit 5	Unimplement	ted: Read as '	0'								
bit 4	bit 4 FREE: Flash Row (Block) Erase Enable bit										
	1 = Erase the	e program men	nory block add	ressed by TBL	PIR on the ne	ext WR commar	ld				
	0 = Perform V	write-only									
bit 3	WRERR: Flas	sh Program/Da	ta EEPROM E	Error Flag bit ⁽¹⁾							
	1 = A write op	peration is prei	maturely termi	nated (any Res	et during self-	timed programr	ning in normal				
	operation	, or an improp	er write attemp	ot)							
h it 0				ite Excelete bit							
DIT 2		Program/Data	EEPROM W								
	0 = Inhibits w	rite cycles to F	lash program/	data EEPROM							
bit 1	WR: Write Co	ntrol bit									
	1 = Initiates a	data EEPRON	/l erase/write c	ycle or a progra	am memory era	ase cycle or writ	e cycle.				
	(The ope	ration is self-tir	ned and the bi	it is cleared by	hardware onc	e write is compl	ete.				
	0 = Write cyc	le to the EEPF	Set (not cleare ROM is comple	ed) by soliware	.)						
bit 0	RD: Read Co	ntrol bit	·								
	1 = Initiates a	n EEPROM re	ad (Read takes	s one cycle. RD	is cleared by I	hardware. The F	RD bit can only				
	be set (no	ot cleared) by s	oftware. RD bi	t cannot be set	when EEPGD	= 1 or CFGS =	1.)				
	v = Does not	initiate an EEI	-KOW read								

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register and then set control bit, RD. The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared by hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 7-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDR	;	
MOVWF	EEADR	;	Data Memory Address to read
BCF	EECON1, EEPGD	;	Point to DATA memory
BCF	EECON1, CFGS	;	Access EEPROM
BSF	EECON1, RD	;	EEPROM Read
MOVF	EEDATA, W	;	W = EEDATA

EXAMPLE 7-2:	DATA EEPROM WRITE

	MOVLW MOVWF	DATA_EE_ADDR_LOW EEADR	Data M	emory Address to write
	MOVLW	DATA_EE_ADDR_HI		
	MOVWF	EEADRH		
	MOVLW	DATA_EE_DATA		
	MOVWF	EEDATA	Data M	emory Value to write
	BCF	EECON1, EEPGD	Point	to DATA memory
	BCF	EECON1, CFGS	Access	EEPROM
	BSF	EECON1, WREN	Enable	writes
	BCF	INTCON, GIE	Disabl	e Interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	Write	55h
Sequence	MOVLW	0AAh		
	MOVWF	EECON2	Write	0AAh
	BSF	EECON1, WR	Set WR	bit to begin write
	BSF	INTCON, GIE	Enable	Interrupts
			User c	ode execution
	BCF	EECON1, WREN	Disabl	e writes on write complete (EEIF set)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109	
EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	-	
EEADRH ⁽¹⁾	_	—	—	—	—	—	EEADR9	EEADR8	_	
EEDATA	EEPROM Data Register									
EECON2		EEPR	OM Contro	l Register 2	2 (not a phy	sical registe	er)		_	
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	100	
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122	
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113	
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118	

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded bits are not used during EEPROM access.

Note 1: PIC18(L)F26K22 and PIC18(L)F46K22 only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'						
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown					
bit 7	OSCFIF: Osc	illator Fail Inter	lator Fall Interrupt Flag bit cillator failed to HEINTOSC (must be cleared by software)									
	1 = Device os 0 = Device cl	scillator failed,	CIOCK INPUT NA	as changed to I	HFINTOSC (mu	ist be cleared b	y software)					
bit 6	C1IF: Compa	rator C1 Interru	pt Flag bit									
	1 = Compara	tor C1 output h	ias changed (must be cleare	ed by software)							
	0 = Compara	tor C1 output h	as not chang	ed								
bit 5	C2IF: Compa	rator C2 Interru	pt Flag bit									
	1 = Compara	itor C2 output h	las changed (must be cleare	ed by software)							
bit 4	FEIF: Data EEPROM/Elash Write Operation Interrupt Elag bit											
	1 = The write	operation is co	omplete (mus	t be cleared by	software)							
	0 = The write	operation is no	ot complete o	r has not been	started							
bit 3	BCL1IF: MSS	SP1 Bus Collisi	on Interrupt F	lag bit								
	1 = A bus col 0 = No bus col	llision occurred ollision occurre	(must be clea d	eared by software)								
bit 2	HLVDIF: Low	-Voltage Detec	t Interrupt Fla	g bit								
	1 = A low-vol HLVDCO	tage condition	occurred (dire	ection determir	ed by the VDIR	MAG bit of the						
	0 = A low-vol	tage condition	has not occui	rred								
bit 1	TMR3IF: TMF	R3 Overflow Int	errupt Flag bi	t								
	1 = TMR3 reg 0 = TMR3 reg	gister overflowe gister did not o	ed (must be c verflow	leared by softw	vare)							
bit 0	CCP2IF: CCF	2 Interrupt Flag	g bit									
	<u>Capture mode:</u> 1 = A TMR register capture occurred (must be cleared by software) 0 = No TMR register capture occurred											
	<u>Compare mode:</u> 1 = A TMR register compare match occurred (must be cleared by software) 0 = No TMR register compare match occurred											
	PWM mode: Unused in this	s mode.										

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

TABLE 10-11: PORTD I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD0/SCK2/SCL2/AN20	RD0	0	0	0	DIG	LATD<0> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<0> data input; disabled when analog input enabled.
	SCK2	0	0	0	DIG	MSSP2 SPI Clock output.
		1	0	1	ST	MSSP2 SPI Clock input.
	SCL2	0	0	0	DIG	MSSP2 I ² C Clock output.
		1	0	I	l ² C	MSSP2 I ² C Clock input.
	AN20	1	1	I	AN	Analog input 20.
RD1/CCP4/SDI2/SDA2/	RD1	0	0	0	DIG	LATD<1> data output; not affected by analog input.
AN21		1	0	I	ST	PORTD<1> data input; disabled when analog input enabled.
	CCP4	0	0	0	DIG	Compare 4 output/PWM 4 output.
		1	0	-	ST	Capture 4 input.
	SDI2	1	0	-	ST	MSSP2 SPI data input.
	SDA2	0	0	0	DIG	MSSP2 I ² C data output.
		1	0	-	l ² C	MSSP2 I ² C data input.
	AN21	1	1	Ι	AN	Analog input 21.
RD2/P2B/AN22	RD2	0	0	0	DIG	LATD<2> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<2> data input; disabled when analog input enabled.
	P2B ⁽¹⁾	0	0	0	DIG	Enhanced CCP2 PWM output 2.
	AN22	1	1	-	AN	Analog input 22.
RD3/P2C/SS2/AN23	RD3	0	0	0	DIG	LATD<3> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<3> data input; disabled when analog input enabled.
	P2C	0	0	0	DIG	Enhanced CCP2 PWM output 4.
	SS2	1	0	Ι	TTL	MSSP2 SPI slave select input.
	AN23	1	1	I	AN	Analog input 23.
RD4/P2D/SDO2/AN24	RD4	0	0	0	DIG	LATD<4> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<4> data input; disabled when analog input enabled.
	P2D	0	0	0	DIG	Enhanced CCP2 PWM output 3.
	SDO2	0	0	0	DIG	MSSP2 SPI data output.
	AN24	1	1	-	AN	Analog input 24.
RD5/P1B/AN25	RD5	0	0	0	DIG	LATD<5> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<5> data input; disabled when analog input enabled.
	P1B	0	0	0	DIG	Enhanced CCP1 PWM output 2.
	AN25	1	1	I	AN	Analog input 25.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

15.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 15.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

15.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

15.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 15-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

Note 1: If the master ACKs the clock will be stretched.

2: ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.

- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 10-bit Addressing mode (Figure 15-20) and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a <u>data</u> byte to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fos	c = 64.00	0 MHz	Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)
300	-		_	—	_	_	_	_	_	—	_	_
1200	—	_	—	—	—	—	—	—	—	—	—	—
2400	—	—	_	—	—	—	_	_	_	_	_	_
9600	—	_	_	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	—	_	—	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	Actual Rate	% Error	SxBRGx value (decimal)	Actual Rate	% Error	SPBRGx value (decimal)	
300	—	_	_	_	_	_	_		_	300	0.16	207	
1200	—	_	_	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	—	—	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_	
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_	
115.2k	_	_	_	_	_	_	115.2k	0.00	1	_	_	_	

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD	Fosc = 64.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fos	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx :SPBRGx (decimal)	Actual Rate	% Error	SPBRGHx: SPBRGx (decimal)	
300	300.0	0.00	13332	300.0	0.00	3839	300.03	0.01	3332	300.0	0.00	2303	
1200	1200.1	0.01	3332	1200	0.00	959	1200.5	0.04	832	1200	0.00	575	
2400	2399	-0.02	1666	2400	0.00	479	2398	-0.08	416	2400	0.00	287	
9600	9592	-0.08	416	9600	0.00	119	9615	0.16	103	9600	0.00	71	
10417	10417	0.00	383	10378	-0.37	110	10417	0.00	95	10473	0.53	65	
19.2k	19.23k	0.16	207	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35	
57.6k	57.97k	0.64	68	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11	
115.2k	114.29k	-0.79	34	115.2k	0.00	9	111.11k	-3.55	8	115.2k	0.00	5	

16.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTAx register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTAx register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTAx register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTAx register enables the EUSART. If the RXx/DTx or TXx/CKx pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

RXx/DTx and TXx/CKx pin output drivers must be disabled by setting the corresponding TRIS bits.

16.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 16.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREGx register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREGx register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE/GIEL and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE/GIEH bit is also set, the program will call the Interrupt Service Routine.
- 16.5.2.2 Synchronous Slave Transmission Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Clear the CREN and SREN bits.
- 4. If using interrupts, ensure that the GIE/GIEH and PEIE/GIEL bits of the INTCON register are set and set the TXxIE bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREGx register.

17.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF flag bit
- Update the ADRESH:ADRESL registers with new conversion result

17.2.3 DISCHARGE

The discharge phase is used to initialize the value of the capacitor array. The array is discharged after every sample. This feature helps to optimize the unity-gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

17.2.4 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared by software. The ADRESH:ADRESL registers will not be updated with the partially complete Analog-to-Digital conversion sample. Instead, the ADRESH:ADRESL register pair will retain the value of the previous conversion.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

17.2.5 DELAY BETWEEN CONVERSIONS

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, the currently selected channel is reconnected to the charge holding capacitor commencing the next acquisition.

17.2.6 ADC OPERATION IN POWER-MANAGED MODES

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D FRC clock source should be selected.

17.2.7 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

17.2.8 SPECIAL EVENT TRIGGER

Two Special Event Triggers are available to start an A/D conversion: CTMU and CCP5. The Special Event Trigger source is selected using the TRIGSEL bit in ADCON1.

When TRIGSEL = 0, the CCP5 module is selected as the Special Event Trigger source. To enable the Special Event Trigger in the CCP module, set CCP5M<3:0> = 1011, in the CCP5CON register.

When TRIGSEL = 1, the CTMU module is selected. The CTMU module requires that the CTTRIG bit in CTMUCONH is set to enable the Special Event Trigger.

In addition to TRIGSEL bit, the following steps are required to start an A/D conversion:

- The A/D module must be enabled (ADON = 1)
- The appropriate analog input channel selected
- The minimum acquisition period set one of these ways:
 - Timing provided by the user
 - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

17.2.9 PERIPHERAL MODULE DISABLE

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bit for the ADC module is ADCMD in the PMD2 Register. See **Section 3.0 "Power-Managed Modes"** for more information.

19.5 Measuring Time with the CTMU Module

Time can be precisely measured after the ratio (C/I) is measured from the current and capacitance calibration step by following these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as T = (C/I) * V, where *I* is calculated in the current calibration step (Section 19.3.1 "Current Source Calibration"), *C* is calculated in the capacitance calibration step (Section 19.3.2 "Capacitance Calibration") and *V* is measured by performing the A/D conversion.

It is assumed that the time measured is small enough that the capacitance, *C*OFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel; the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (4-5 pF). To measure longer time intervals, an external capacitor may be connected to an A/D channel and this channel selected when making a time measurement.

FIGURE 19-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



DEV<10:3>	DEV<2:0>	Part Number			
	000	PIC18F46K22			
0101 0100	001	PIC18LF46K22			
0101 0100	010	PIC18F26K22			
	011	PIC18LF26K22			
	000	PIC18F45K22			
0101 0101	001	PIC18LF45K22			
	010	PIC18F25K22			
	011	PIC18LF25K22			
	000	PIC18F44K22			
0101 0110	001	PIC18LF44K22			
0101 0110	010	PIC18F24K22			
	011	PIC18LF24K22			
	000	PIC18F43K22			
0101 0111	001	PIC18LF43K22			
0101 0111	010	PIC18F23K22			
	011	PIC18LF23K22			

TABLE 24-2: DEVICE ID TABLE FOR THE PIC18(L)F2X/4XK22 FAMILY

BNC	;	Branch if	Branch if Not Carry							
Syntax:		BNC n	BNC n							
Operands:		-128 ≤ n ≤ ′	$-128 \le n \le 127$							
Oper	ation:	if CARRY b (PC) + 2 + 2	if CARRY bit is '0' (PC) + 2 + 2n \rightarrow PC							
Statu	s Affected:	None	None							
Enco	ding:	1110	1110 0011 nnnn nnn							
Description:		If the CARR will branch. The 2's con added to the incremente instruction, PC + 2 + 2r 2-cycle inst	If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.							
Word	ls:	1	1							
Cycle	es:	1(2)	1(2)							
Q Cycle Activity: If Jump:		Q2	Q2 Q3							
	Decode	Read literal 'n'	Read literal Process Write to PC							
	No operation	No operation	D NO NO Ation operation operation							
lf No	o Jump:									
	Q1	Q2	Q3	Q4						
	Decode	Read literalProcessNo'n'Dataoperation								
<u>Exan</u>	nple:	HERE	BNC Jump							
Before Instruction PC = address (HERE) After Instruction If CARRY = 0; PC = address (Jump)										
	If CARRY PC	Y = 1; = ad	dress (HERE	+ 2)						

BNN		Branch if Not Negative								
Syntax:		BNN n	BNN n							
Opera	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$							
Opera	ation:	if NEGATIV (PC) + 2 + 2	if NEGATIVE bit is '0' (PC) + 2 + 2n \rightarrow PC							
Statu	s Affected:	None	None							
Enco	ding:	1110	1110 0111 nnnr							
Desc	ription:	If the NEGA program wi The 2's con added to the incremente instruction, PC + 2 + 2r 2-cycle inst	If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.							
Words:		1	1							
Cycle	s:	1(2)	1(2)							
Q Cycle Activity: If Jump:		02	03	04						
	Decode	Read literal	Process	Write to PC						
·	No	No	No	No						
	operation	operation	operation	operation						
If No	Jump:		•	·						
	Q1	Q2	Q3	Q4						
	Decode	Read literal	Process	No						
		'n'	Data	operation						
Exam	i <u>ple</u> : Refere lastrus	HERE	BNN Jump							
,	Before Instruct PC After Instruction If NEGAT PC If NEGAT PC	τιon = ad on TIVE = 0; = ad TIVE = 1; = ad	dress (HERE) dress (Jump) dress (HERE)						

INC	NCFSZ Increment f, skip if 0			INFSNZ		Increment f, skip if not 0			
Syntax:		INCFSZ f {,d {,a}}			Synt	ax:	INFSNZ f {,d {,a}}		
Operands:		$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]			rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
Operation:		(f) + 1 \rightarrow de skip if resul	(f) + 1 \rightarrow dest, skip if result = 0			ration:	(f) + 1 \rightarrow dest, skip if result \neq 0		
Statu	is Affected:	None			Statu	us Affected:	None		
Enco	odina:	0011	0011 11da ffff ffff			oding:	0100 10da ffff ffff		
Description:		The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \leq 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			Desi	επριτοη:	incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details		
Word	ds:	1			Wor	ds:	1		
Cycles:		1(2) Note: 3 cycles if skip and followed by a 2-word instruction.			Cycl	es:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.		
QC	ycle Activity:				QC	Cycle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	Write to destination		Decode	Read register 'f'	Process Data	Write to destination
lf sk	tip:				lf sl	kip:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
operation		operation	operation	operation		operation	operation	operation	operation
If skip and followed		$\Omega^2 \qquad \Omega^3 \qquad \Omega^4$		It si	kip and followe	d by 2-word Instruction:			
	Q1 No	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	operation	operation	operation	operation		no	NO operation	operation	no
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
<u>Exar</u>	nple:	HERE NZERO ZERO	INCFSZ CN : :	TT, 1, 0	<u>Exa</u>	mple:	HERE ZERO NZERO	INFSNZ REG	5, 1, 0
	Before Instruc	tion				Before Instruc	tion		
	PC After Instructio CNT If CNT PC	= Address on = CNT + 7 = 0; - Address	S (HERE)			PC After Instruction REG If REG PC	= Address on = REG + ≠ 0; = Address	S (HERE) 1 S (NZERO)	
	If CNT PC	 ≠ 0; = Address 	S (NZERO)			If REG PC	= 0; = Address	s (ZERO)	

TBL	RD	Table Read						
Synta	ax:	TBLRD (*; *+; *-; +*)						
Oper	ands:	None						
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) – 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;						
Statu	s Affected:	None						
Enco	ding:	0000	000	00	0000)	10nn nn=0 * =1 *+ =2 *- =3 +*	
Description: This instruction is used to read the cor of Program Memory (P.M.). To addres program memory, a pointer called Tab Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points each byte in the program memory. TBI has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significan of Program Men Word TBLPTR[0] = 1: Most Significan of Program Men Word The TBLRD instruction can modify the of TBLPTR as follows: • no change • post-increment • pre-increment				e contents dress the Table ints to . TBLPTR ificant Byte n Memory ficant Byte n Memory the value				
Words:		1						
Cycle	es:	2						
QC	ycle Activity	/: 			•••		.	
1	Q1	Q2			Q3		Q4	
	Decode	No operatio	on	оре	No eration		No operation	

No operation (Read Program

Memory)

No

operation

No operation

(Write TABLAT)

Example1:	TBLRD	*+	;	
Before Instructio	n			
TABLAT			=	55h
	004356h	`	=	00A356h 34h
After Instruction	0070001	,	-	0-11
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Before Instructio	n			
TABLAT TBLPTR MEMORY ((01A357h))	= = =	AAh 01A357h 12h
MEMORY	01A358h)	=	34h
After Instruction				
TABLAT TBLPTR			=	34h 01A358h

No

operation











FIGURE 28-21: PIC18LF2X/4XK22 MAXIMUM IDD: RC_RUN LF-INTOSC 31 kHz





FIGURE 28-24: PIC18LF2X/4XK22 IDD: RC_RUN MF-INTOSC 500 kHz









FIGURE 28-37: PIC18F2X/4XK22 MAXIMUM IDD: RC_IDLE LF-INTOSC 31 kHz









© 2010-2016 Microchip Technology Inc.