



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f25k22-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Nu	umber		D '	Duffer	
PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description
25	22	RB4/IOC0/P1D/T5G/AN11			
		RB4	I/O	TTL	Digital I/O.
		IOC0	I	TTL	Interrupt-on-change pin.
		P1D	0	CMOS	Enhanced CCP1 PWM output.
		T5G	I	ST	Timer5 external clock gate input.
		AN11	I	Analog	Analog input 11.
26	23	RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1	G/AN13	3	
		RB5	I/O	TTL	Digital I/O.
		IOC1	I	TTL	Interrupt-on-change pin.
		P2B ⁽¹⁾	0	CMOS	Enhanced CCP2 PWM output.
		P3A ⁽¹⁾	0	CMOS	Enhanced CCP3 PWM output.
		CCP3 ⁽¹⁾	I/O	ST	Capture 3 input/Compare 3 output/PWM 3 output.
		ТЗСКІ ⁽²⁾	I	ST	Timer3 clock input.
		T1G	I	ST	Timer1 external clock gate input.
		AN13	I	Analog	Analog input 13.
27	24	RB6/IOC2/TX2/CK2/PGC			
		RB6	I/O	TTL	Digital I/O.
		IOC2	I	TTL	Interrupt-on-change pin.
		TX2	0	_	EUSART asynchronous transmit.
		CK2	I/O	ST	EUSART synchronous clock (see related RXx/DTx).
		PGC	I/O	ST	In-Circuit Debugger and ICSP™ programming clock pir
28	25	RB7/IOC3/RX2/DT2/PGD			
		RB7	I/O	TTL	Digital I/O.
		IOC3	I	TTL	Interrupt-on-change pin.
		RX2	I	ST	EUSART asynchronous receive.
		DT2	I/O	ST	EUSART synchronous data (see related TXx/CKx).
		PGD	I/O	ST	In-Circuit Debugger and ICSP™ programming data pin
11	8	RC0/P2B/T3CKI/T3G/T1CKI/SOSCC)		
		RC0	I/O	ST	Digital I/O.
		P2B ⁽²⁾	0	CMOS	Enhanced CCP1 PWM output.
		ТЗСКІ ⁽¹⁾	I	ST	Timer3 clock input.
		T3G	I	ST	Timer3 external clock gate input.
		T1CKI	I	ST	Timer1 clock input.
		SOSCO	0	_	Secondary oscillator output.
12	9	RC1/P2A/CCP2/SOSCI	1	1	
		RC1	I/O	ST	Digital I/O.
		P2A	0	CMOS	Enhanced CCP2 PWM output.
		CCP2 ⁽¹⁾	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
		SOSCI	1	Analog	Secondary oscillator input.

TABLE 1-2: PIC18(L)F2XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3.6 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what IDLE mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals. PIC18(L)F2X/4XK22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with control bits in the Peripheral Module Disable (PMD) registers. These bits generically named XXXMD are located in control registers PMD0, PMD1 or PMD2.

Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, power to the control and status registers associated with the peripheral is removed. Writes to these registers have no effect and read values are invalid. Clearing a set PMD bit restores power to the associated control and status registers, thereby setting those registers to their default values.

3.7 Register Definitions: Peripheral Module Disable

REGISTER 3-1: PMD0: PERIPHERAL MODULE DISABLE REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD
bit 7	·						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	UART2MD: UART2 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 6	UART1MD: UART1 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 5	TMR6MD: Timer6 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 4	TMR5MD: Timer5 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 3	TMR4MD: Timer4 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 2	TMR3MD: Timer3 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 1	TMR2MD: Timer2 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power
bit 0	TMR1MD: Timer1 Peripheral Module Disable Control bit
	 1 = Module is disabled, Clock Source is disconnected, module does not draw digital power 0 = Module is enabled, Clock Source is connected, module draws digital power

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable		-	mented bit, read						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown				
bit 7	OSCFIF: Os	cillator Fail Inte	rrupt Flag bit								
		oscillator failed,		as changed to I	HFINTOSC (mu	ust be cleared b	y software)				
		clock operating		0	× ×						
bit 6	C1IF: Compa	arator C1 Interr	upt Flag bit								
		ator C1 output			ed by software)						
	-	ator C1 output	-	led							
bit 5	•	arator C2 Interr									
	 1 = Comparator C2 output has changed (must be cleared by software) 0 = Comparator C2 output has not changed 										
bit 4	-	•			a hit						
DIL 4		EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared by software)									
	0 = The write operation is not complete or has not been started										
bit 3		SP1 Bus Collis	•								
	1 = A bus collision occurred (must be cleared by software)										
	0 = No bus	collision occurre	ed								
bit 2	HLVDIF: Low	w-Voltage Deteo	t Interrupt Fla	ig bit							
	1 = A low-voltage condition occurred (direction determined by the VDIRMAG bit of the										
	HLVDCON register) 0 = A low-voltage condition has not occurred										
bit 1		0									
	TMR3IF: TMR3 Overflow Interrupt Flag bit										
	 1 = TMR3 register overflowed (must be cleared by software) 0 = TMR3 register did not overflow 										
bit 0		P2 Interrupt Fla									
	Capture mode:										
	1 = A TMR register capture occurred (must be cleared by software)										
	0 = No TMR register capture occurred										
		<u>Compare mode:</u> 1 = A TMR register compare match occurred (must be cleared by software)									
		register compar R register compa			leared by solu	/are)					
	PWM mode:	•									

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. All pins of the I/O ports are multiplexed with one or more alternate functions from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has five registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)
- ANSEL register (analog input control)
- SLRCON register (port slew rate control)

The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 PORTA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the PORT latch.

The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the Configuration register (see **Section 24.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs, and the comparator voltage reference output. The operation of pins RA<3:0> and RA5 as analog is selected by setting the ANSELA<5, 3:0> bits in the ANSELA register which is the default setting after a Power-on Reset.

Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CM1CON0 and CM2CON0 registers.

Note: On a Power-on Reset, RA5 and RA<3:0> are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the drivers of the PORTA pins, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs.

MOVLB	0xF	;	Set BSR for banked SFRs
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	E0h	;	Configure I/O
MOVWF	ANSELA	;	for digital inputs
MOVLW	OCFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs
			_

TABLE 10-8: PORTC I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RC0/P2B/T3CKI/T3G/	RC0	0	_	0	DIG	LATC<0> data output; not affected by analog input.
T1CKI/SOSCO		1	_	I	ST	PORTC<0> data input; disabled when analog input enabled.
	P2B ⁽²⁾	0		0	DIG	Enhanced CCP2 PWM output 2.
	T3CKI ⁽¹⁾	1	_	I	ST	Timer3 clock input.
	T3G	1		I	ST	Timer3 external clock gate input.
	T1CKI	1		I	ST	Timer1 clock input.
	SOSCO	x		0	XTAL	Secondary oscillator output.
		DIG	LATC<1> data output; not affected by analog input.			
		1	_	I	ST	PORTC<1> data input; disabled when analog input enabled.
	P2A	0		0	DIG	Enhanced CCP2 PWM output 1.
	CCP2 ⁽¹⁾	0		0	DIG	Compare 2 output/PWM 2 output.
		1		I	ST	Capture 2 input.
	SOSCI	х		I	XTAL	Secondary oscillator input.
RC2/CTPLS/P1A/	RC2	0	0	0	DIG	LATC<2> data output; not affected by analog input.
RC2/CTPLS/P1A/ CCP1/T5CKI/AN14		1	0	I	ST	PORTC<2> data input; disabled when analog input enabled.
	CTPLS	0	0	0	DIG	CTMU pulse generator output.
	P1A	0	0	0	DIG	Enhanced CCP1 PWM output 1.
	CCP1	0	0	0	DIG	Compare 1 output/PWM 1 output.
		1	0	I	ST	Capture 1 input.
	T5CKI	1	0	I	ST	Timer5 clock input.
	AN14	1	1	I	AN	Analog input 14.
RC3/SCK1/SCL1/AN15	RC3	Instant RC0SettingSettingTypeTypeDescriptionRC00ODIGLATC<0> data output; not affected by analog inp enabled.28(2)0ODIGEnhanced CCP2 PWM output 2.CKI(1)1ISTTimer3 clock input.T3G1ISTTimer3 clock input.TGKI1ISTTimer3 clock input.DXSCOxOXTALSecondary oscillator output.SRC10ODIGLATC<1> data output; not affected by analog inp enabled.D1ISTPORTC<1> data output; not affected by analog inp enabled.P2A0ODIGEnhanced CCP2 PWM output 1.CSC1xISTCapture 2 input.CSC1xISTCapture 2 input.CSC1xISTPORTC<2> data input; disabled when analog inp enabled.TPLS00ODIGCATC<2> data output; not affected by analog inp enabled.TPLS00ODIGCapture 2 input.CR2100ODIGCapture 1 input.SCH10ISTCapture 1 input.TPLS00DIGCapture 1 input.SCK110ISTPORTC<2> data input; disabled when analog inp enabled.TPLA00				
RC2/CTPLS/P1A/ CCP1/T5CKI/AN14		1	0	I	ST	PORTC<3> data input; disabled when analog input enabled.
	SCK1	0	0	0	DIG	MSSP1 SPI Clock output.
		1	0	I	ST	MSSP1 SPI Clock input.
	SCL1	0	0	0	DIG	MSSP1 I ² C Clock output.
		1	0	I	l ² C	MSSP1 I ² C Clock input.
	AN15	1	1	I	AN	Analog input 15.
RC4/SDI1/SDA1/AN16	RC4	0	0	0	DIG	LATC<4> data output; not affected by analog input.
		1	0	I	ST	PORTC<4> data input; disabled when analog input enabled.
	SDI1	1	0	Ι	ST	MSSP1 SPI data input.
	SDA1	0	0	0	DIG	MSSP1 I ² C data output.
		1	0	Ι	l ² C	MSSP1 I ² C data input.
	AN16	1	1	I	AN	Analog input 16.


Legend: AN = Analog input or output; TTL = TTL compatible input; $HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; <math>I^2C = Schmitt Trigger input with I^2C$.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



11.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS<2:0> bits of the T0CON register which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When the prescaler is assigned, prescale values from 1:2 through 1:256 in integer power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

11.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.5 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit of the INTCON register. Before re-enabling the interrupt, the TMR0IF bit must be cleared by software in the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP		RBIP	110
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA		154		
TMR0H	Timer0 Register, High Byte								—
TMR0L	Timer0 Register, Low Byte							—	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by Timer0.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122
IPR4	—	—	—	—	_	CCP5IP	CCP4IP	CCP3IP	124
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	117
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIE4	—	—	—	—		CCP5IE	CCP4IE	CCP3IE	120
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	112
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113
PIR4	—	—	—	—	—	CCP5IF	CCP4IF	CCP3IF	115
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	52
PMD1	MSSP2MD	MSSP1MD	—	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	53
T1CON	TMR10	CS<1:0>	T1CKPS<1:0>		T1SOSCEN	T1SYNC	T1RD16	TMR10N	166
T1GCON	TMR1GE	T1GPOL	T1GTM T1GSPM		T1GGO/DONE	T1GVAL	T1GSS<1:0>		167
T3CON	TMR30	CS<1:0>	T3CKP	T3CKPS<1:0>		T3SYNC	T3RD16	TMR3ON	166
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS	S<1:0>	167
T5CON	TMR50	CS<1:0>	T5CKP	S<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	166
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5GSS	S<1:0>	167
TMR1H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR1 R	egister		_
TMR1L			Least Sign	ificant Byte of	the 16-bit TMR1	Register			
TMR3H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR3 R	egister		_
TMR3L			Least Sign	ificant Byte of	the 16-bit TMR3	Register			_
TMR5H		Holding	Register for th	e Most Signifi	cant Byte of the 1	6-bit TMR5 R	egister		_
TMR5L			Least Sign	ificant Byte of	the 16-bit TMR5	Register			_
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	151
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	151
TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	151
TRISE	WPUE3	_	—	_	—	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	151

TABLE 14-5:	REGISTERS ASSOCIATED WITH COMPARE (CONTINUED))
-------------	--	------------	---

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Compare mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

TABLE 14-6: CONFIGURATION REGISTERS ASSOCIATED WITH COMPARE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Compare mode.

15.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set).


The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register.

This then, would give waveforms for SPI communication as shown in Figure 15-6, Figure 15-8, Figure 15-9 and Figure 15-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 15-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.






15.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 15-25).

FIGURE 15-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



15.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

Note:	Because queueing of events is not
	allowed, writing to the lower 5 bits of
	SSPxCON2 is disabled until the Start con-
	dition is complete.

15.8 Register Definitions: MSSP Control

REGISTER 15-2: SSPxSTAT: SSPx STATUS REGISTER

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7			1	1			bit (
Legend:							
R = Readable b	bit	W = Writable b	bit	U = Unimplem	ented bit, read as	'0'	
u = Bit is uncha	nged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR/V	alue at all other F	Resets
'1' = Bit is set		'0' = Bit is clea	ired				
L '1 7			•,				
bit 7		a Input Sample b	DIT				
	<u>SPI Master mo</u> 1 = Input data	sampled at end	of data output	time			
	•	sampled at mide	•				
	<u>SPI Slave moo</u> SMP must be	<u>de:</u> cleared when SF	PI is used in Sla	ave mode			
	In I ² C Master	or Slave mode:					
				peed mode (100 k mode (400 kHz)	(Hz and 1 MHz)		
bit 6	CKE: SPI Cloo	ck Edge Select b	it (SPI mode o	nly)			
		or Slave mode:	,				
				to Idle clock state active clock state			
	In I ² C mode of						
		out logic so that t Mbus specific inp		compliant with SN	lbus specification		
bit 5	D/A: Data/Add	Iress bit (I ² C mo	de only)				
				nsmitted was data			
		nat the last byte	received or tra	nsmitted was add	ress		
bit 4	P: Stop bit	. This hit is sleep					
				d last (this bit is '	disabled, SSPxEN	N IS cleared.)	
		as not detected la			,		
bit 3	S: Start bit						
					disabled, SSPxEN	l is cleared.)	
		hat a Start bit ha as not detected l		d last (this bit is '	o' on Reset)		
bit 2		rite bit informatio					
	This bit holds t	he R/W bit inforn Int bit, Stop bit, or	natio <u>n foll</u> owing : not ACK bit	the last address	match. This bit is o	only valid from the	address match
	In I ² C Slave m		not not of bit.				
	1 = Read						
	0 = Write						
	<u>In I²C Master</u> 1 = Transmit						
		is not in progres	S				
	-				will indicate if the	MSSPx is in Idle	mode.
bit 1		ddress bit (10-bit					
		hat the user nee oes not need to l		e address in the s	SSPxADD registe	r	
bit 0	BF: Buffer Ful						
Dit U		and I ² C modes):					
		omplete, SSPxB	UF is full				
		ot complete, SSF	PxBUF is empty	/			
	<u>Transmit (I²C)</u>	mode only):	doos not inclui	lo the ACK and C	top bits), SSPxBU	E is full	
	$\perp = Data trans$	mit in progress (the ACK and Stop	iop diis), sspxBU	r is iuli	

24.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC microcontroller devices.

The user program memory is divided into three or five blocks, depending on the device. One of these is a Boot Block of 0.5K or 2K bytes, depending on the device. The remainder of the memory is divided into individual blocks on binary boundaries.

Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 24-2 shows the program memory organization for 8, 16 and 32-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-5.

FIGURE 24-2: CODE-PROTECTED PROGRAM MEMORY FOR PIC18(L)F2X/4XK22

	Block Code Protection			
8 Kbytes (PIC18(L)FX3K22)	16 Kbytes (PIC18(L)FX4K22)	32 Kbytes (PIC18(L)FX5K22)	64 Kbytes (PIC18(L)FX6K22)	Controlled By:
Boot Block (000h-1FFh)	Boot Block (000h-7FFh)	Boot Block (000h-7FFh)	Boot Block (000h-7FFh)	CPB, WRTB, EBTRB
Block 0 (200h-FFFh)	Block 0 (800h-1FFFh)	Block 0 (800h-1FFFh)	Block 0 (800h-3FFFh)	CP0, WRT0, EBTR0
Block 1 (1000h-1FFFh)	Block 1 (2000h-3FFFh)	Block 1 (2000h-3FFFh)	Block 1 (4000h-7FFFh)	CP1, WRT1, EBTR1
		Block 2 (4000h-5FFFh)	Block 2 (8000h-BFFFh)	CP2, WRT2, EBTR2
		Block 3 (6000h-7FFFh)	Block 3 (C000h-FFFFh)	CP3, WRT3, EBTR3
Unimplemented Read '0's (2000h-1FFFFFh)	Unimplemented Read '0's (4000h-1FFFFFh)	Unimplemented Read '0's (8000h-1FFFFFh)	Unimplemented Read '0's (10000h-1FFFFFh)	(Unimplemented Memory Space)

TABLE 24-5: CONFIGURATION REGISTERS ASSOCIATED WITH CODE PROTECTION

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		_	_	_	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	_	_	-	—
30000Ah	CONFIG6L	_	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC ⁽²⁾	_	_	_	-	—
30000Ch	CONFIG7L	—	_	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	—	—	—	—	_	—

Legend: Shaded bits are unimplemented.

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices only.

2: In user mode, this bit is read-only and cannot be self-programmed.

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
fs	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions.
	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for CALL/BRANCH and RETURN instructions.
DC	
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
S	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
	8-bit Table Latch.
TABLAT	Time-out bit.
TOS	Top-of-Stack.
	Unused or unchanged.
u MDT	Watchdog Timer.
WDT	
WREG	Working register (accumulator).
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
	7-bit offset value for indirect addressing of register files (source).
Z _S	7-bit offset value for indirect addressing of register files (destination).
Zd	Optional argument.
l ∫ [toxt]	Indicates an indexed address.
[text]	
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
\rightarrow	Assigned to.
< >	Register bit field.
€	In the set of.
italics	User defined term (font is Courier).

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Mnemo	onic,	Description	Cycles	16-	Bit Instr	uction W	/ord	Status	Netes
Operands		Description	Cycles	MSb	MSb		LSb	Affected	Notes
BIT-ORIEN	ITED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS						•	
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	k, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	k	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	PEIE/GIEL None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP		Go into Standby mode	1	0000	0000	0000	0015	TO, PD	

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Branch if Not Zero

0001

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

2-cycle instruction.

If the ZERO bit is '0', then the program

The 2's complement number '2n' is added to the PC. Since the PC will have

Q3

Process

Data

No

operation

Q3

Process

Data

BNZ Jump

address (HERE)

address (Jump)

1; address (HERE + 2)

nnnn

nnnn

Q4

Write to PC

No

operation

Q4

No

operation

BNZ n $\textbf{-128} \leq n \leq 127$ if ZERO bit is '0' $(PC) + 2 + 2n \rightarrow PC$

BNC	DV	Branch if	Not Overflo	w	BNZ	2	Brand	ch if
Synta	ax:	BNOV n			Synt	ax:	BNZ	n
Oper	ands:	-128 ≤ n ≤ 1	127		Ope	rands:	- 128 ≤	n ≤ 1
Oper	ation:	if OVERFL0 (PC) + 2 + 2			Ope	ration:	if ZER (PC) +	
Statu	is Affected:	None			Statu	is Affected:	None	
Enco	oding:	1110	0101 nn	nn nnnn	Enco	oding:	111	0
Desc	ription:	program wil The 2's con added to the incrementer instruction,	nplement num e PC. Since th d to fetch the the new addro n. This instruc	iber '2n' is he PC will have next ess will be		sription:	If the 2 will bra The 2' added increm instruc PC + 2 2-cycle	anch. s com to the nentee tion, 2 + 2r
Word	ds:	1			Word	ds:	1	
Cycle	es:	1(2)			Cycl	es:	1(2)	
	ycle Activity: Imp:					ycle Activity: Imp:		
	Q1	Q2	Q3	Q4	_	Q1	Q2	
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read lit 'n'	eral
	No operation	No operation	No operation	No operation		No operation	No operati	ion
If No	o Jump:			•	If N	o Jump:		
	Q1	Q2	Q3	Q4	_	Q1	Q2	
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read lit 'n'	eral
<u>Exar</u>	nple:	HERE	BNOV Jump)	Exar	nple:	HERE	
	Before Instruct PC After Instruction	= ad	dress (HERE)		Before Instructor PC After Instruction	=	ade
	If OVERI PC If OVERI PC	= ad =LOW = 1;	dress (Jump dress (HERE			If ZERO PC If ZERO PC	= = = =	0; ado 1; ado

TBLWT	Table W	rite							
Syntax:	TBLWT (*	'; *+; *-; +*	*)						
Operands:	None								
Operation:	if TBLWT*,								
	(TABLAT) \rightarrow Holding Register;								
	TBLPTR -		ige;						
	if TBLWT*								
	(TABLAT) (TBLPTR)			,					
	if TBLWT*		DEF IN,						
	(TABLAT)	,	g Register	;					
	(TBLPTR)		BLPTR;						
	if TBLWT+	,							
	(TBLPTR) (TABLAT)								
Status Affected:	None		g register	3					
Encoding:	0000	0000	0000	11nn					
Ũ				nn=0 *					
				=1 *+					
				=2 *- =3 +*					
Description:	This instru	iction uses	s the three						
Description.				of the eight					
				is written to.					
				I to program					
	the conter (Refer to \$								
	Memory"								
	programm								
	The TBLP	``	•						
	each byte								
	TBLPTR h The LSb c								
	byte of the								
	access.								
	TBLF	PTR[0] = 0		Significant [•] Program					
			Memor	y Word					
	IBL	PTR[0] = 1		ignificant Program					
	The TBLW			y Word					
	value of T								
	no char	nge							
	 post-ind 	crement							
	•	crement							
	 pre-incr 	ement							
Words:	1								
Cycles:	2								
Q Cycle Activity:									
	Q1	Q2	Q3	Q4					
	Decode	No	No	No					
	No		operation	operation					
	No operation	No operation	No operation	No operation					
	5,0000	(Read		(Write to					
	1	TABLAT)		Holding					

TBLWT Table Write (Continued)

Example1: TBLWT *+;		
Before Instruction		
TABLAT	=	55h
TBLPTR	=	00A356h
HOLDING REGISTER		
(00A356h)	=	FFh
After Instructions (table write	comp	letion)
TABLAT	=	55h
TBLPTR	=	00A357h
HOLDING REGISTER (00A356h)	_	55h
(00A3361)	=	5511
Example 2: TBLWT +*;		
Before Instruction		
TABLAT	=	34h
TBLPTR	=	01389Ah
HOLDING REGISTER		
(01389Ah) HOLDING REGISTER	=	FFh
(01389Bh)	=	FFh
After Instruction (table write o	_	
TABLAT	•	34h
	=	01389Bh
	-	01309011
(01389Ah)	=	FFh
HOLDING REGISTER		
(01389Bh)	=	34h

TABLAT)

Holding Register)

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
 Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

26.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

27.10 Analog Characteristics

TABLE 27-1:	COMPARATOR SPECIFICATIONS

Operating	Operating Conditions: 1.8V < VDD < 5.5V, -40°C < TA < +125°C (unless otherwise stated)									
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments			
CM01	VIOFF	Input Offset Voltage		3	40	mV	High-Power mode VREF = VDD/2			
			—	4	60	mV	Low-Power mode VREF = VDD/2			
CM02	VICM	Input Common-mode Voltage	Vss	_	Vdd	V				
CM04*	TRESP	Response Time ⁽¹⁾	—	200	400	ns	High-Power mode			
			—	600	3500	ns	Low-Power mode			
CM05*	TMC20V	Comparator Mode Change to Output Valid	—	—	10	μs				

These parameters are characterized but not tested. *

Note 1: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

TABLE 27-2: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments
CV01*	CLSB	Step Size ⁽²⁾	_	VDD/32		V	
CV02*	CACC	Absolute Accuracy	_	_	± 1/2	LSb	$\Delta V \text{SRC} \ge 2.0 V$
CV03*	CR	Unit Resistor Value (R)	_	5k	_	Ω	
CV04*	Сѕт	Settling Time ⁽¹⁾	_		10	μS	
CV05*	VSRC+	DAC Positive Reference	VSRC-+2	_	Vdd	V	
CV06*	VSRC-	DAC Negative Reference	Vss	—	VSRC+ -2	V	
CV07*	$\Delta VSRC$	DAC Reference Range (VSRC+ - VSRC-)	2	—	Vdd	V	

These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

2: See Section 22.0 "Digital-to-Analog Converter (DAC) Module" for more information.




TABLE 27-19: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	<u>SYNC XMIT (MASTER & SLAVE)</u> Clock High to Data Out Valid	_	40	ns	
121	Tckrf	Clock Out Rise Time and Fall Time (Master mode)	_	20	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	_	20	ns	

FIGURE 27-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-20: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data Setup before CK \downarrow (DT setup time)	10		ns	
126	TckL2dtl	Data Hold after CK \downarrow (DT hold time)	15	_	ns	




FIGURE 28-89: PIC18LF2X/4XK22 COMPARATOR OFFSET VOLTAGE,




FIGURE 28-95: PIC18(L)F2X/4XK22 TYPICAL FIXED VOLTAGE REFERENCE 1x OUTPUT

