

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f26k22t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3: 40-PIN PDIP DIAGRAM



FIGURE 4: 40-PIN UQFN DIAGRAM



REGISTER 3	-2: PMD1:	: PERIPHER	AL MODULE		REGISTER 1		
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MSSP2MD	MSSP1MD		CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	MSSP2MD: N	/ISSP2 Periphe	eral Module Di	sable Control	bit		
	1 = Module is 0 = Module is	s disabled, Cloo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no Jule draws digita	t draw digital p al power	ower
bit 6	MSSP1MD: N	/ISSP1 Periphe	eral Module Di	sable Control	bit		
	1 = Module is	s disabled, Clo	ck Source is d	lisconnected, r	nodule does no	t draw digital p	ower
	0 = Module is	s enabled, Cloo	ck Source is c	onnected, mod	dule draws digita	al power	
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	CCP5MD: CC	CP5 Peripheral	Module Disat	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Cloos s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 3	CCP4MD: CC	CP4 Peripheral	Module Disat	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 2	CCP3MD: CC	CP3 Peripheral	Module Disab	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no Jule draws digita	t draw digital p al power	ower
bit 1	CCP2MD: CC	CP2 Peripheral	Module Disab	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 0	CCP1MD: CC	CP1 Peripheral	Module Disab	ole Control bit	-		
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no dule draws digita	t draw digital p al power	ower

4.0 RESET

The PIC18(L)F2X/4XK22 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.2.0.1 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.3 "Watchdog Timer (WDT)". A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.7 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.5 "Brown-out Reset (BOR)".





4.3 Master Clear (MCLR)

The $\overline{\text{MCLR}}$ pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the $\overline{\text{MCLR}}$ Reset path which detects and ignores small pulses. An internal weak <u>pull-up</u> is enabled when the pin is configured as the $\overline{\text{MCLR}}$ input.

The $\overline{\text{MCLR}}$ pin is not driven low by any internal Resets, including the WDT.

In PIC18(L)F2X/4XK22 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.6 "PORTE Registers"** for more information.

4.4 **Power-on Reset (POR)**

A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry either leave the pin floating, or tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified. For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure proper operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit of the RCON register. The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user must manually set the bit to '1' by software following any POR.

FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $15 \text{ k}\Omega < R < 40 \text{ k}\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.



FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD)



				· - /			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit		nented bit, read	d as '0'	
-n = value at	POR	$1^{\prime} = Bit is set$		$0^{\circ} = Bit is cle$	ared	x = Bit is unkr	nown
bit 7	SSP2IF: Svn	chronous Seria	l Port Interrur	ot Flag bit			
	1 = The tran	smission/recep	tion is comple	ete (must be cle	ared in softwar	e)	
	0 = Waiting f	to transmit/rece	ive	,		,	
bit 6	BCL2IF: MS	SP2 Bus Collisi	on Interrupt F	lag bit			
	1 = A bus co	ollision has occ	urred while th	ne SSP2 modul	e configured in	I ² C master wa	as transmitting
	(must be	e cleared in soft	ware)				
hit 5			;u Intorrunt Eloa	hit			
DIUD	1 = The FUS	SART2 receive	huffer RCRE	G2 is full (clea	red by reading	RCREG2)	
	0 = The EUS	SART2 receive	buffer is empt	ty	iou by rouding		
bit 4	TX2IF: EUSA	ART2 Transmit	Interrupt Flag	bit			
	1 = The EUS	SART2 transmit	buffer, TXRE	G2, is empty (cleared by writir	ng TXREG2)	
	0 = The EUS	SART2 transmit	buffer is full				
bit 3	CTMUIF: CT	MU Interrupt FI	ag bit				
	1 = CTMU ir	nterrupt occurre	d (must be clourred	eared in softwa	re)		
hit 2		MR5 Gate Inter	runt Flag hite				
	1 = TMR gat	te interrupt occi	irred (must be	e cleared in sof	tware)		
	0 = No TMR	gate occurred			(marc)		
bit 1	TMR3GIF: T	MR3 Gate Inter	rupt Flag bits				
	1 = TMR gat	te interrupt occu	urred (must be	e cleared in sof	tware)		
	0 = No TMR	gate occurred					
bit 0	TMR1GIF: T	MR1 Gate Inter	rupt Flag bits				
	1 = IMR gat 0 = No TMR	te interrupt occurred	urred (must be	e cleared in sof	tware)		
		gale occurred					

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT (FLAG) REGISTER 3

	-		-		· / -	-	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	SSP2IF: Mas	ter Synchrono	us Serial Port	2 Interrupt Ena	able bit		
2	1 = Enables	the MSSP2 int	errupt	op:			
	0 = Disables	the MSSP2 in	terrupt				
bit 6	BCL2IE: Bus	Collision Inter	rupt Enable b	it			
	1 = Enabled						
	0 = Disabled						
bit 5	RC2IE: EUSA	ART2 Receive	Interrupt Enal	ole bit			
	1 = Enabled						
h:+ 4			latera vet En el	hla hit			
DIT 4	1 AZIE: EUSA	ARIZ Transmit	Interrupt Ena	DIE DIT			
	1 = Disabled 0 = Disabled						
bit 3	CTMUIE: CT	MU Interrupt E	nable bit				
	1 = Enabled	•					
	0 = Disabled						
bit 2	TMR5GIE: T	MR5 Gate Inter	rupt Enable b	pit			
	1 = Enabled						
	0 = Disabled						
bit 1	TMR3GIE: T	MR3 Gate Inter	rupt Enable b	bit			
	1 = Enabled						
hit 0		MP1 Cate Inter	runt Enable h	t			
	1 = Fnabled			//1			
	0 = Disabled						

REGISTER 9-11: PIE3: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB		—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	150
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP	110
INTCON3	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	111
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	—	_	_		153
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	121
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	123
IPR4	_	—	—	—	_	CCP5IP	CCP4IP	CCP3IP	124
IPR5	_	—	—	—	_	TMR6IP	TMR5IP	TMR4IP	124
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	117
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	119
PIE4		—	—	—	_	CCP5IE	CCP4IE	CCP3IE	120
PIE5	_	—	—	—		TMR6IE	TMR5IE	TMR4IE	120
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	112
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	114
PIR4	_	—	—	—	—	CCP5IF	CCP4IF	CCP3IF	115
PIR5				_	_	TMR6IF	TMR5IF	TMR4IF	116
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	148
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	56

TABLE 9-1: REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

TABLE 9-2: CONFIGURATION REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348
CONFIG4L	DEBUG	XINST	—	—	—	LVP	—	STRVEN	349

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for Interrupts.

TABLE 10-14: PORTE I/O SUMMARY

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RE0/P3A/CCP3/AN5	RE0	0	0	0	DIG	LATE<0> data output; not affected by analog input.
		1	0	I	ST	PORTE<0> data input; disabled when analog input enabled.
	P3A ⁽¹⁾	0	0	0	DIG	Enhanced CCP3 PWM output.
	CCP3 ⁽¹⁾	0	0	0	DIG	Compare 3 output/PWM 3 output.
		1	0	Ι	ST	Capture 3 input.
	AN5	1	1	I	AN	Analog input 5.
RE1/P3B/AN6	RE1	0	0	0	DIG	LATE<1> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<1> data input; disabled when analog input enabled.
	P3B	0	0	0	DIG	Enhanced CCP3 PWM output.
	AN6	1	1	-	AN	Analog input 6.
RE2/CCP5/AN7	RE2	0	0	0	DIG	LATE<2> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<2> data input; disabled when analog input enabled.
	CCP5	0	0	0	DIG	Compare 5 output/PWM 5 output.
		1	0	-	ST	Capture 5 input.
	AN7	1	1	-	AN	Analog input 7.
RE3/VPP/MCLR	RE3	—	—	I	ST	PORTE<3> data input; enabled when Configuration bit MCLRE = 0.
	Vpp	_	—	Р	AN	Programming voltage input; always available
	MCLR			Ι	ST	Active-low Master Clear (device Reset) input; enabled when configuration bit MCLRE = 1.

Legend:AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS =
CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C = Schmitt Trigger input with I^2C .

Note 1: Alternate pin assignment for P3A/CCP3 when Configuration bit CCP3MX is clear.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	150	
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	_	150	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	109	
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	121	
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122	
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	CTMUIP	TMR5GIP	TMR3GIP	TMR1GIP	123	
IPR5	_	_				TMR6IP	TMR5IP	TMR4IP	124	
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	117	
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118	
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE	119	
PIE5	_	—	_	_	—	TMR6IE	TMR5IE	TMR4IE	120	
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	112	
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113	
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	CTMUIF	TMR5GIF	TMR3GIF	TMR1GIF	114	
PIR5	_	—	_	_	—	TMR6IF	TMR5IF	TMR4IF	116	
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	52	
T1CON	TMR1C	S<1:0>	T1CK	PS<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	166	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS	S<1:0>	167	
T3CON	TMR3C	S<1:0>	T3CK	PS<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	166	
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS	S<1:0>	167	
T5CON	TMR5C	S<1:0>	T5CK	PS<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	166	
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5GSS	S<1:0>	167	
TMR1H		Holdin	g Register fo	r the Most Sign	ificant Byte of the 1	6-bit TMR1 Reg	gister		—	
TMR1L			Least S	ignificant Byte	of the 16-bit TMR1	Register			—	
TMR3H		Holdin	g Register fo	r the Most Sign	nificant Byte of the 16-bit TMR3 Register					
TMR3L			Least S	ignificant Byte	e of the 16-bit TMR3 Register					
TMR5H		Holdin	g Register fo	r the Most Sign	gnificant Byte of the 16-bit TMR5 Register					
TMR5L			Least S	ignificant Byte	of the 16-bit TMR5	bit TMR5 Register				
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	151	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	151	

TABLE 12-6: REGISTERS ASSOCIATED WITH TIMER1/3/5 AS A TIMER/COUNTER

TABLE 12-7: CONFIGURATION REGISTERS ASSOCIATED WITH TIMER1/3/5

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
CONFIG3H	MCLRE		P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348

14.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- ECCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode
- Single PWM with PWM Steering mode

To select an Enhanced PWM Output mode, the PxM<1:0> bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 14-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 14-12 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
 - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
 - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
 - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.



FIGURE 14-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

16.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTAx register. The Break character transmission is then initiated by a write to the TXREGx. The value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTAx register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-9 for the timing of the Break character sequence.

16.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

16.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTAx register and the Received data as indicated by RCREGx. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCxIF bit is set
- FERR bit is set
- RCREGx = 00h

The second method uses the Auto-Wake-up feature described in **Section 16.4.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCONx register before placing the EUSART in Sleep mode.

Write to TXREGx Dummy Write **BRG** Output (Shift Clock) TXx/CKx (pin) Start bit bit 0 bit 1 bit 1' Stop bit Break TXxIF bit (Transmit interrupt Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

FIGURE 16-9: SEND BREAK CHARACTER SEQUENCE

- 16.5.1.5 Synchronous Master Transmission Setup:
- 1. Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.4 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. Set the TRIS bits corresponding to the RXx/DTx and TXx/CKx I/O pins.

- 4. Disable Receive mode by clearing bits SREN and CREN.
- 5. Enable Transmit mode by setting the TXEN bit.
- 6. If 9-bit transmission is desired, set the TX9 bit.
- 7. If interrupts are desired, set the TXxIE, GIE/ GIEH and PEIE/GIEL interrupt enable bits.
- 8. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 9. Start transmission by loading data to the TXREGx register.



FIGURE 16-10: SYNCHRONOUS TRANSMISSION

FIGURE 16-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



Mnemo	onic			16	-Bit Inst	ruction \	Nord	Status	
Operands		Description	Cycles	MSb		LSb		Affected	Notes
LITERAL	OPERAT	IONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	IORY ↔	PROGRAM MEMORY OPERATION	IS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

INC	FSZ	Incremen	t f, skip if 0		INF	SNZ	Incremen	t f, skip if ne	ot 0	
Synt	ax:	INCFSZ f	{,d {,a}}		Synt	ax:	INFSNZ f	{,d {,a}}		
Ope	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Оре	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Ope	ration:	(f) + 1 \rightarrow de skip if resul	est, t = 0		Ope	ration:	(f) + 1 \rightarrow de skip if resul	est, lt ≠ 0		
Statu	is Affected:	None			Statu	us Affected:	None			
Enco	odina:	0011	11da ff:	ff ffff	Enco	oding:	0100	10da ff:	ff fff	
Desc	sription:	The conten incremente placed in W placed back If the result which is alr and a NOP i it a 2-cycle If 'a' is '0', tl If 'a' is '0', tl GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente Literal Offs	ts of register " d. If 'd' is 'o', t A. If 'd' is '1', th A in register 'f' is 'o', the nex eady fetched, is executed ins instruction. he Access Bai he BSR is use and the extend ed, this instruc- Literal Offset A ever f \leq 95 (5) .2.3 "Byte-Or d Instruction set Mode" for	" are he result is (default). t instruction, is discarded stead, making nk is selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed details.	Desi	επριτοη:	Ine content incremente placed in W placed bac If the result instruction, discarded a instead, ma instruction. If 'a' is '0', t If 'a' is '0', t GPR bank. If 'a' is '0' a set is enab in Indexed mode wher Section 25 Bit-Oriente Literal Offs	Its of register 1 d. If 'd' is '0', ti /. If 'd' is '1', th k in register 'f' is not '0', the which is alrea and a NOP is e: aking it a 2-cyc he Access Bai he BSR is use and the extend- led, this instruc- Literal Offset / never f \leq 95 (5) 5.2.3 "Byte-Or ce Instruction set Mode" for	are he result is (default). next dy fetched, is kecuted de selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed details.	
Word	ds:	1			Wor	ds:	1			
Cycl	es:	1(2) Note: 3 cy by a	cles if skip and 2-word instru	d followed ction.	Cycl	es:	1(2) Note: 3 (by	cycles if skip a a 2-word instr	nd followed ruction.	
QC	ycle Activity:				QC	Cycle Activity:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	Decode	Read register 'f'	Process Data	Write to destination		Decode	Read register 'f'	Process Data	Write to destination	
lf sk	tip:				lf sl	kip:				
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	No	No	No	No		No	No	No	No	
16 - 1	operation	operation	operation	operation		operation	operation	operation	operation	
II SF				04	It si	kip and followe	d by 2-word in	struction:	0.1	
	Q1 No	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
	operation	operation	operation	operation		no	N0 operation	operation	no	
	No	No	No	No		No	No	No	No	
	operation	operation	operation	operation		operation	operation	operation	operation	
<u>Exar</u>	nple:	HERE NZERO ZERO	INCFSZ CN : :	TT, 1, 0	<u>Exa</u>	mple:	HERE ZERO NZERO	INFSNZ REG	5, 1, 0	
	Before Instruc	tion				Before Instruc	tion			
	PC After Instructio CNT If CNT PC	= Address on = CNT + 7 = 0; - Address	S (HERE)			PC After Instruction REG If REG PC	= Address on = REG + ≠ 0; = Address	S (HERE) 1 S (NZERO)		
	If CNT PC	 ≠ 0; = Address 	S (NZERO)			If REG PC	= 0; = Address	s (ZERO)		

IOR	LW	Inclusive	OR lite	ral w	ith \	N				
Synta	ax:	IORLW k								
Oper	ands:	$0 \le k \le 255$	$0 \leq k \leq 255$							
Oper	ation:	(W) .OR. k	(W) .OR. $k \rightarrow W$							
Statu	s Affected:	N, Z								
Enco	ding:	0000	1001	kkk	k	kkkk				
Desc	ription:	The conten 8-bit literal	its of W a 'k'. The r	are OF esult i	Red v s pla	vith the aced in W.				
Word	ls:	1	1							
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q	3		Q4				
	Decode	Read literal 'k'	Proce Dat	ess a	W	ite to W				
<u>Exan</u>	nple:	IORLW	35h							
	Before Instruc	tion								
	W	= 9Ah								
	After Instruction	on								
	W	= BFh								

IORWF	Inclusive	OR W w	/ith f			
Syntax:	IORWF f	{,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) .OR. (f)	\rightarrow dest				
Status Affected:	N, Z					
Encoding:	0001	00da	ffff	ffff		
Description:	Inclusive O '0', the result is (default). If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente Literal Offs	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce: Data	ss V a de	Vrite to stination		
Example:	IORWF RI	ESULT,	0, 1			

Example:

Before Instruction	

RESULT	=	13h
W	=	91h
After Instructio	n	
RESULT	=	13h
W	=	93h

NEGF	Negate f						
Syntax:	NEGF f {,a}						
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$	0 ≤ f ≤ 255 a ∈ [0,1]					
Operation:	$(\overline{f}) + 1 \rightarrow f$						
Status Affected:	N, OV, C, DC, Z						
Encoding:	0110 110a ffff f	fff					
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details						
Words:	1						
Cycles:	1						

NOF)	No Operation					
Synta	ax:	NOP					
Oper	ands:	None	None				
Oper	ation:	No operati	No operation				
Statu	s Affected:	None					
Enco	ding:	0000	0000	000	0	0000	
		1111	xxxx	XXX	x	xxxx	
Desc	ription:	No operati	on.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q1 Q2 Q3		Q4			
	Decode	No	No No		No		
		operation	operation operatio				

Example:

None.

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

Before Instruction REG = 0011 1010 [3Ah] After Instruction

Atter Instruction	on			
REG	=	1100	0110	[C6h]

POP	Рор Тор	of Return St	ack	PUSH	Push Top	of Return S	Stack
Syntax:	POP			Syntax:	PUSH		
Operands:	None			Operands:	None		
Operation:	$(TOS) \rightarrow b$	it bucket		Operation:	$(PC + 2) \rightarrow$	TOS	
Status Affected:	None			Status Affected:	None		
Encoding:	0000	0000 000	00 0110	Encoding:	0000	0000 00	00 0101
Description:	The TOS v stack and i then becor was pushe This instru the user to stack to inc	alue is pulled of is discarded. The nes the previou of onto the retu- ction is provide properly mana corporate a soft	off the return the TOS value us value that rn stack. d to enable age the return tware stack.	Description: Words:	The PC + 2 the return s value is pus This instruc software sta then pushin 1	is pushed on tack. The prev shed down on tion allows im ack by modifyi g it onto the r	to the top of vious TOS the stack. plementing a ing TOS and eturn stack.
Words:	1			Cycles:	1		
Cycles:	1			Q Cycle Activity:			
Q Cycle Activity:				Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4	Decode	PUSH	No	No
Decode	No operation	POP TOS value	No operation		PC + 2 onto return stack	operation	operation
<u>Example</u> :	POP GOTO	NEW		<u>Example</u> : Before Instru	PUSH		
Before Instruc TOS Stack (1	ction	= 0031A = 01433	2h 2h	TOS PC		= 345Ah = 0124h	1
After Instructi TOS PC	on	= 01433 = NEW	2h	After Instruct PC TOS Stack (1	ion level down)	= 0126h = 0126h = 345Ah	1

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 TCY + 20	—	ns	
		Time	With prescaler	10	—	ns	
51	TccH	CCPx Input	No prescaler	0.5 Tcy + 20	—	ns	
		High Time	With prescaler	10	—	ns	
52	TccP	CCPx Input Period		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall Time		—	25	ns	
54	TccF	CCPx Output Fa	ll Time	—	25	ns	

TABLE 27-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)







© 2010-2016 Microchip Technology Inc.