



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f44k22-e-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Two Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) modules:
  - Supports RS-485, RS-232 and LIN
  - RS-232 operation using internal oscillator
  - Auto-Wake-up on Break
  - Auto-Baud Detect

	Proç Mer	gram nory	Da Men	ata nory		S <sup>(2)</sup>		(e)	e)	MS	SP		2				L	er
Device	Flash (Bytes)	# Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O <sup>(1)</sup>	10-bit A/D Channel	ССР	ECCP (Full-Bridg	ECCP (Half-Bridg	IdS	I <sup>2</sup> C	EUSART	Comparato	CTMU	BOR/LVD	SR Latch	8-bit Time	16-bit Time
PIC18(L)F23K22	8K	4096	512	256	25	19	2	1	2	2	2	2	2	Y	Υ	Y	3	4
PIC18(L)F24K22	16K	8192	768	256	25	19	2	1	2	2	2	2	2	Υ	Υ	Y	3	4
PIC18(L)F25K22	32K	16384	1536	256	25	19	2	1	2	2	2	2	2	Υ	Υ	Y	3	4
PIC18(L)F26K22	64k	32768	3896	1024	25	19	2	1	2	2	2	2	2	Υ	Υ	Y	3	4
PIC18(L)F43K22	8K	4096	512	256	36	30	2	2	1	2	2	2	2	Υ	Υ	Y	3	4
PIC18(L)F44K22	16K	8192	768	256	36	30	2	2	1	2	2	2	2	Y	Υ	Y	3	4
PIC18(L)F45K22	32K	16384	1536	256	36	30	2	2	1	2	2	2	2	Y	Υ	Y	3	4
PIC18(L)F46K22	64k	32768	3896	1024	36	30	2	2	1	2	2	2	2	Y	Υ	Y	3	4

#### TABLE 1: PIC18(L)F2X/4XK22 FAMILY TYPES

Note 1: One pin is input only.

2: Channel count includes internal FVR and DAC channels.



### 9.0 INTERRUPTS

The PIC18(L)F2X/4XK22 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level (INT0 does not have a priority bit, it is always a high priority). The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

There are 19 registers used to control interrupt operation.

These registers are:

- INTCON, INTCON2, INTCON3
- PIR1, PIR2, PIR3, PIR4, PIR5
- PIE1, PIE2, PIE3, PIE4, PIE5
- IPR1, IPR2, IPR3, IPR4, IPR5
- RCON

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

#### 9.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt sources and enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

#### 9.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the RCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL global interrupt enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When set, the GIEH bit of the INTCON register enables all interrupts that have their associated IPRx register or INTCONx register priority bit set (high priority). When clear, the GIEH bit disables all interrupt sources including those selected as low priority. When clear, the GIEL bit of the INTCON register disables only the interrupts that have their associated priority bit cleared (low priority). When set, the GIEL bit enables the low priority sources when the GIEH bit is also set.

When the interrupt flag, enable bit and appropriate Global Interrupt Enable (GIE) bit are all set, the interrupt will vector immediately to address 0008h for high priority, or 0018h for low priority, depending on level of the interrupting source's priority bit. Individual interrupts can be disabled through their corresponding interrupt enable bits.

#### 9.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the Global Interrupt Enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority global interrupt enable and the GIEL bit is the low priority Global Interrupt Enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB interrupt-on-change, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	—	RBIP
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	<b>RBPU:</b> PORT 1 = All PORT 0 = PORTB p set.	TB Pull-up Enal TB pull-ups are pull-ups are ena	ble bit disabled abled provided	d that the pin is	an input and th	e correspondir	ng WPUB bit is
bit 6	INTEDG0: External Interrupt 0 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge						
bit 5	INTEDG1: Ex 1 = Interrupt 0 = Interrupt	ternal Interrupt on rising edge on falling edge	1 Edge Seleo	ct bit			
bit 4	bit 4 <b>INTEDG2:</b> External Interrupt 2 Edge Select bit 1 = Interrupt on rising edge 0 = Interrupt on falling edge						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	bit 2 <b>TMR0IP:</b> TMR0 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority						
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	RBIP: RB Po	rt Change Inter	rupt Priority b	it			
	1 = High priority 0 = Low priority						

#### REGISTER 9-2: INTCON2: INTERRUPT CONTROL 2 REGISTER

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit. User software should ensure
	the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature
	allows for software polling.

#### 9.9 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared by software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE/GIEH, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP and INT2IP of the INTCON3 register. There is no priority bit associated with INT0. It is always a high priority interrupt source.

#### 9.10 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE of the INTCON register. Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP of the INTCON2 register. See **Section 11.0 "Timer0 Module"** for further details on the Timer0 module.

#### 9.11 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF of the INTCON register. The interrupt can be enabled/ disabled by setting/clearing enable bit, RBIE of the INTCON register. Pins must also be individually enabled with the IOCB register. Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP of the INTCON2 register.

### 9.12 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.2.1 "Fast Register Stack"**), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

		-,
MOVWF	W_TEMP	; W_TEMP is in virtual bank
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR_TMEP located anywhere
;		
; USER I	SR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

#### 14.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 14-9). This mode can be used for half-bridge applications, as shown in Figure 14-9, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in halfbridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

#### FIGURE 14-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



#### FIGURE 14-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS





© 2010-2016 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN				PxDC<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is un	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	PxRSEN: P	WM Restart Ena	ıble bit				
	1 = Upon at the PW	uto-shutdown, th M restarts auton	e CCPxASE I	bit clears automa	atically once the	e shutdown eve	ent goes away;
	0 = Upon a	uto-shutdown, C	CPxASE mus	st be cleared in	software to res	tart the PWM	
bit 6-0	PxDC<6:0>	: PWM Delay Co	ount bits				
	PxDCx = N	umber of Fosc/	4 (4 * Tosc)	cycles between	the schedule	d time when a	a PWM signal

#### REGISTER 14-6: PWMxCON: ENHANCED PWM CONTROL REGISTER

#### REGISTER 14-7: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
—	—		STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

should transition active and the actual time it transitions active

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>STRxSYNC:</b> Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	<b>STRxD:</b> Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin
bit 2	<b>STRxC:</b> Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin
bit 1	<b>STRxB:</b> Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin
bit 0	<b>STRxA:</b> Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin
Note 1.	The DWM Steering mode is evoluble only when the CCDyCON register hits CCDyM (20) 11 a

**Note 1:** The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.





#### 18.2 Comparator Control

Each comparator has a separate control and Configuration register: CM1CON0 for Comparator C1 and CM2CON0 for Comparator C2. In addition, Comparator C2 has a second control register, CM2CON1, for controlling the interaction with Timer1 and simultaneous reading of both comparator outputs.

The CM1CON0 and CM2CON0 registers (see Register 18-1) contain the control and status bits for the following:

- Enable
- Input selection
- Reference selection
- Output selection
- Output polarity
- Speed selection

#### 18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

#### 18.2.2 COMPARATOR INPUT SELECTION

The CxCH<1:0> bits of the CMxCON0 register direct one of four analog input pins to the comparator inverting input.

Note:	To use CxIN+ and C12INx- pins as analog inputs, the appropriate bits must be set in					
	the	ANSEL	register	and	the	
	corre	sponding T	RIS bits mus	st also b	e set	
	to dis	able the ou	tput drivers.			

#### 18.2.3 COMPARATOR REFERENCE SELECTION

Setting the CxR bit of the CMxCON0 register directs an internal voltage reference or an analog input pin to the non-inverting input of the comparator. See **Section 21.0 "Fixed Voltage Reference (FVR)"** for more information on the Internal Voltage Reference module.

#### 18.2.4 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CM2CON1 register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- CxON bit of the CMxCON0 register must be set

- Note 1: The CxOE bit overrides the PORT data latch. Setting the CxON has no impact on the port override.
  - 2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 18.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-1 shows the output state versus input conditions, including polarity control.

#### TABLE 18-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVIN - > CxVIN +	0	0
CxVIN- < CxVIN+	0	1
CxVIN - > CxVIN +	1	1
CxVIN- < CxVIN+	1	0

#### 18.2.6 COMPARATOR SPEED SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

### 18.3 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in **Section 27.0 "Electrical Specifications"** for more details.

DEV<10:3>	DEV<2:0>	Part Number
	000	PIC18F46K22
0101 0100	001	PIC18LF46K22
0101 0100	010	PIC18F26K22
	011	PIC18LF26K22
	000	PIC18F45K22
0101 0101	001	PIC18LF45K22
	010	PIC18F25K22
	011	PIC18LF25K22
	000	PIC18F44K22
0101 0110	001	PIC18LF44K22
0101 0110	010	PIC18F24K22
	011	PIC18LF24K22
	000	PIC18F43K22
0101 0111	001	PIC18LF43K22
0101 0111	010	PIC18F23K22
	011	PIC18LF23K22

TABLE 24-2: DEVICE ID TABLE FOR THE PIC18(L)F2X/4XK22 FAMILY

BTG	Bit Toggl	e f		
Syntax:	BTG f, b {,;	a}		
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]			
Operation:	$(\overline{f} < b >) \to f <$	<b></b>		
Status Affected:	None			
Encoding:	0111	bbba	ffff	ffff
	inverted. If 'a' is '0', 1 If 'a' is '1', 1 GPR bank. If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off	the Acces the BSR is and the ex led, this ir Literal Off never $f \leq S$ 5.2.3 "Byt ed Instruct set Mode	s Bank is s used to s tended in instruction fset Addre 55 (5Fh). S e-Oriente ctions in " for deta	selected. select the struction operates essing See ed and Indexed ils.
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data	ss a re	Write gister 'f'
Example:	BTG P	PORTC,	4, 0	

Before Instruct	tion:			
PORTC	=	0111	0101	[75h]
After Instructio	n:			
PORTC	=	0110	0101	[65h]

воу	,	Branch if	Overflo	w	
Synta	ax:	BOV n			
Opera	ands:	-128 ≤ n ≤ <sup>°</sup>	127		
Opera	ation:	if OVERFL( (PC) + 2 +	OW bit is $2n \rightarrow PC$	'1'	
Statu	s Affected:	None			
Enco	ding:	1110	0100	nnnr	n nnnn
Desc	ription:	If the OVEF program wi The 2's cor added to th incremente instruction, PC + 2 + 2t 2-cycle inst	RFLOW b Il branch. nplement e PC. Sir d to fetch the new n. This in rruction.	it is '1' number the the the ne addres structio	, then the er '2n' is PC will have ext is will be on is then a
Word	s:	1			
Cycle	es:	1(2)			
Q C) If Ju	vcle Activity: mp:	02	02		04
ſ	Qi	QZ Road literal	Q3 Proce		Q4 Write to PC
	Decode	'n'	Data	a	
	No operation	No operation	No operat	ion	No operation
lf No	Jump:				
-	Q1	Q2	Q3		Q4
	Decode	Read literal 'n'	Proce Data	ess a	No operation
<u>Exam</u>	nple:	HERE	BOV	Jump	
	Before Instruc PC After Instructio If OVERF PC If OVERF PC	tion = ad on FLOW = 1; = ad FLOW = 0; = ad	dress (I dress (J dress (I	HERE) Jump) HERE -	+ 2)

CPF	SGT	Compare	f with W, sk	ip if f > W
Synta	ax:	CPFSGT	f {,a}	
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Oper	ation:	(f) – (W), skip if (f) > ( (unsigned c	(W) comparison)	
Statu	is Affected:	None		
Enco	oding:	0110	010a fff	f ffff
Desc	ription:	Compares t location 'f' ti performing If the content contents of instruction i executed in 2-cycle inst If 'a' is '0', tl If 'a' is '0', tl GPR bank. If 'a' is '0' an set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	he contents of o the contents an unsigned s ints of f' are gri WREG, then f s discarded ar stead, making ruction. he Access Bar he BSR is user and the extende ed, this instruct Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions set Mode" for	data memory of the W by ubtraction. eater than the the fetched and a NOP is this a hk is selected. d to select the ed instruction etion operates addressing Fh). See ented and s in Indexed details.
Word	ls:	1		
Cycle	es:	1(2) <b>Note:</b> 3 cy by a	cles if skip and 2-word instrue	d followed ction.
QU	Q1	02	03	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
lf sk	ip:			
	Q1	Q2	Q3	Q4
	NO	N0 operation	N0 operation	NO
lf sk	in and follower	d by 2-word in	struction:	operation
ii on	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exan</u>	nple:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0
	Before Instruc	tion		
	PC	= Ad	dress (HERE	)
	W	= ?		
	After Instruction	n		
	If REG PC	> W; = Ad	dress (GREAT	fer)

CPFSLT	Compare	f with W, sk	ip if f < W
Syntax:	CPFSLT 1	{,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	(f) – (W), skip if (f) < (unsigned c	(W) comparison)	
Status Affected:	None		
Encoding:	0110	000a ffi	ff ffff
Description:	Compares to location if to performing If the conter contents of instruction in executed in 2-cycle inst If 'a' is '0', to If 'a' is '1', to GPR bank.	he contents of o the contents an unsigned s nts of 'f' are le: W, then the fe s discarded ar stead, making ruction. he Access Bar he BSR is use	data memory of W by ubtraction. ss than the tched nd a NOP is this a hk is selected. d to select the
Words:	1		
Cycles:	1(2) Note: 3 c by	ycles if skip ar a 2-word instru	nd followed uction.
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read	Process	No
lf skip:	register i	Data	operation
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and followe	d by 2-word in	struction:	_
Q1	Q2	Q3	Q4
NO operation	NO operation	NO operation	NO operation
No	No	No	No
operation	operation	operation	operation
Example:	HERE ( NLESS LESS	CPFSLT REG, :	1
Before Instruc	ction		
PC	= Ad	dress (HERE	)
After Instructi	on - :		
If REG	< W;		
PC	= Ad	dress (LESS	)
If REG	≥ W;	droop () TTTT	a.)
PG	= Ad	UIESS (NLES:	5)

If REG

PC

≤ W;

= Address (NGREATER)

NEGF	Negate f
Syntax:	NEGF f {,a}
Operands:	$0 \le f \le 255$ $a \in [0,1]$
Operation:	$(\overline{f}) + 1 \rightarrow f$
Status Affected:	N, OV, C, DC, Z
Encoding:	0110 110a ffff ffff
Description:	Location T is negated using two s complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.
Words:	1
Cycles:	1

NOF	)	No Opera	ation			
Synta	ax:	NOP				
Oper	ands:	None				
Oper	ation:	No operati	on			
Statu	s Affected:	None				
Enco	ding:	0000	0000	000	0	0000
		1111	xxxx	XXX	x	XXXX
Desc	ription:	No operati	on.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No	No	)		No
		operation	opera	tion	o	peration

Example:

None.

Cycles:

#### Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

#### Example: NEGF REG, 1

Before Instruction REG = 0011 1010 [3Ah] After Instruction

Atter Instruction	on			
REG	=	1100	0110	[C6h]

RET	URN	Return fro	om Subr	outine	
Synta	ax:	RETURN	{s}		
Oper	ands:	s ∈ [0,1]			
Oper	ation:	$(TOS) \rightarrow P$ if s = 1 $(WS) \rightarrow W$ , (STATUSS) $(BSRS) \rightarrow$ PCLATU, P	C, ) → Status BSR, PCLATH a	s, re uncha	nged
Statu	is Affected:	None			
Enco	oding:	0000	0000	0001	001s
		popped and is loaded in 's'= 1, the c registers, W are loaded registers, W 's' = 0, no c occurs (def	d the top of to the pro- contents of /S, STATU into their /, STATU: update of ault).	of the sta gram co f the sha JSS and correspo S and BS these reg	ck (TOS) unter. If dow BSRS, nding SR. If gisters
Word	ls:	1			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	No	Proce	ss F	POP PC
	No	No	No		No
	operation	operation	operati	ion o	peration
			•	•	

Example:	RETURN

After Instruction: PC = TOS

RLCF	Rotate Le	eft f throug	h Carry
Syntax:	RLCF f	{,d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$		
Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$ $(C) \rightarrow dest$	est <n +="" 1="">, , &lt;0&gt;</n>	
Status Affected:	C, N, Z		
Encoding:	0011	01da fi	fff ffff
	W. If 'd' is ' in register If 'a' is '0', selected. If select the ( If 'a' is '0' a set is enab	1', the result f' (default). the Access E 'a' is '1', the GPR bank. nd the exten led, this instr	is stored back Bank is BSR is used to ded instruction ruction
	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instructior Mode" for	Indexed Lite mode when See <b>Section</b> <b>nted and Bi</b> <b>ns in Indexed</b> details.	eral Offset lever on 25.2.3 t-Oriented d Literal Offse
	operates ir Addressing f ≤ 95 (5Fh "Byte-Orie Instructior Mode" for	Indexed Lite mode when ). See Section nted and Bin is in Indexed details.	eral Offset lever on 25.2.3 t-Oriented d Literal Offset ter f
Wasta	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for	Indexed Lite mode when ). See Sectic nted and Bir is in Indexed details.	eral Offset lever on 25.2.3 t-Oriented d Literal Offse
Words:	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1	Indexed Lite mode when ). See <b>Section nted and Bins in Indexed</b> details.	eral Offset ever on 25.2.3 t-Oriented d Literal Offse
Words: Cycles: Q Cycle Activity:	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1	Indexed Lite mode when ). See Sectic nted and Bir is in Indexed details.	eral Offset lever on 25.2.3 t-Oriented d Literal Offse
Words: Cycles: Q Cycle Activity: Q1	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 2	Indexed Lite mode when ). See <b>Section nted and Bins in Indexed</b> details.	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f
Words: Cycles: Q Cycle Activity: Q1 Decode	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 2 Read register 'f'	Q3 Process Data	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f Q4 Write to destination
Words: Cycles: Q Cycle Activity: Q1 Decode <u>Example</u> :	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 2 Read register 'f'	Q3 Process Data REG, 0	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f Q4 Write to destination
Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruct	operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 Q2 Read register 'f' RLCF stion = 1110 (0 = 0	Q3 Process Data REG, 0	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f Q4 Write to destination
Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instructio REG	operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 2 Read register 'f' RLCF ction = 1110 ( = 0 0n = 1110 (	Q3 Process Data REG, 0	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f Q4 Write to destination , 0
Words: Cycles: Q Cycle Activity: Decode <u>Example</u> : Before Instruct REG C After Instruction REG	operates in Addressing $f \le 95$ (5Fh "Byte-Orie Instruction Mode" for C 1 1 1 2 Read register 'f' RLCF tion = 1110 ( = 0 0 0 = 1110 ( = 110 1)	Q3 Process Data REG, 0 110 110 110 110	eral Offset lever on 25.2.3 t-Oriented d Literal Offse ter f Q4 Write to destination

### 27.5 DC Characteristics: Primary Run Supply Current, PIC18(L)F2X/4XK22

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Device Characteristics	Тур	Max	Units	Conditions			
D070	Supply Current (IDD)(1),(2)	0.11	0.20	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 1 MHz ( <b>PRI_RUN</b> mode, ECM source)	
D071		0.17	0.25	mA	-40°C to +125°C	VDD = 3.0V		
D072		0.15	0.25	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 1 MHz ( <b>PRI_RUN</b> mode, ECM source)	
D073		0.20	0.30	mA	-40°C to +125°C	VDD = 3.0V		
D074		0.25	0.35	mA	-40°C to +125°C	VDD = 5.0V		
D075		1.45	2.0	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz	
D076		2.60	3.5	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_RUN</b> mode, ECH source)	
D077		1.95	2.5	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 20 MHz ( <b>PRI_RUN</b> mode, ECH source)	
D078		2.65	3.5	mA	-40°C to +125°C	VDD = 3.0V		
D079		2.95	4.5	mA	-40°C to +125°C	VDD = 5.0V		
D080		7.5	10	mA	-40°C to +125°C	Vdd = 3.0V	Fosc = 64 MHz ( <b>PRI_RUN</b> , ECH oscillator)	
D081		7.5	10	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz ( <b>PRI_RUN</b> mode, ECH source)	
D082		8.5	11.5	mA	-40°C to +125°C	VDD = 5.0V		
D083		1.0	1.5	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz 16 MHz Internal ( <b>PRI_RUN</b> mode, ECM + PLL source)	
D084		1.8	3.0	mA	-40°C to +125°C	VDD = 3.0V		
D085		1.4	2.0	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 4 MHz 16 MHz Internal ( <b>PRI_RUN</b> mode, ECM + PLL source)	
D086		1.85	2.5	mA	-40°C to +125°C	VDD = 3.0V		
D087		2.1	3.0	mA	-40°C to +125°C	VDD = 5.0V		
D088		6.35	9.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal ( <b>PRI_RUN</b> mode, ECH + PLL source)	
D089		6.35	9.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz	
D090		7.0	10	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal ( <b>PRI_RUN</b> mode, ECH + PLL source)	

Note 1: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms		
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms		
102	TR	SDA and SCL Rise Time	100 kHz mode	—	1000	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	irom 10 to 400 pE	
			1 MHz mode <sup>(1)</sup>		300	ns	10 to 400 pF	
103	TF	SDA and SCL Fall Time	100 kHz mode		300	ns	CB is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1 Св	300	ns		
			1 MHz mode <sup>(1)</sup>		100	ns		
90	TSU:STA	Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for Repeated Start condition	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms		
91	THD:STA	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first clock pulse is generated	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms		
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	ms		
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)	
			400 kHz mode	100	—	ns		
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms		
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns		
			400 kHz mode	—	1000	ns		
			1 MHz mode <sup>(1)</sup>	—	_	ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be free before a new trans- mission can start	
			400 kHz mode	1.3	—	ms		
D102	Св	Bus Capacitive Loading		—	400	pF		

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

<sup>2:</sup> A fast mode I<sup>2</sup>C bus device can be used in a standard mode I<sup>2</sup>C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.











#### FIGURE 28-13: PIC18LF2X/4XK22 DELTA IPD COMPARATOR HIGH-POWER MODE





#### 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Unite	MILLIMETERS			
	Units				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	umber of Pins N 28				
Pitch	е	0.65 BSC			
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.20	
Terminal Width	b	0.23	0.30	0.35	
Terminal Length	L	0.50	0.55	0.70	
Terminal-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2