

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K × 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k22-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 1: 28-PIN PDIP, SOIC, SSOP DIAGRAM





# 2.4 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Clock modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the Oscillator block. The Oscillator block has three internal oscillators: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz Medium-Frequency Internal Oscillator (MFINTOSC) and the 31.25 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS<1:0>) bits of the OSCCON register. See **Section 2.11 "Clock Switching"** for additional information.

# 2.5 External Clock Modes

#### 2.5.1 OSCILLATOR START-UP TIMER (OST)

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 2-2.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 2.12 "Two-Speed Clock Start-up Mode").

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR/BOR	LFINTOSC MFINTOSC HFINTOSC	31.25 kHz 31.25 kHz to 500 kHz 31.25 kHz to 16 MHz	Oscillator Start-up Delay (Tiosc_st)
Sleep/POR/BOR	EC, RC	DC – 64 MHz	2 instruction cycles
LFINTOSC (31.25 kHz)	EC, RC	DC – 64 MHz	1 cycle of each
Sleep/POR/BOR	LP, XT, HS	32 kHz to 40 MHz	1024 Clock Cycles (OST)
Sleep/POR/BOR	4xPLL	32 MHz to 64 MHz	1024 Clock Cycles (OST) + 2 ms
LFINTOSC (31.25 kHz)	LFINTOSC HFINTOSC	31.25 kHz to 16 MHz	1 μs (approx.)

# TABLE 2-2: OSCILLATOR DELAY EXAMPLES

## 2.5.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 2-5 shows the pin connections for EC mode.

The External Clock (EC) offers different power modes, Low Power (ECLP), Medium Power (ECMP) and High Power (ECHP), selectable by the FOSC<3:0> bits. Each mode is best suited for a certain range of frequencies. The ranges are:

- ECLP below 500 kHz
- ECMP between 500 kHz and 16 MHz
- ECHP above 16 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep.

Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



#### EXTERNAL CLOCK (EC) MODE OPERATION



<b>REGISTER 3</b>	-2: PMD1:	: PERIPHER	AL MODULE		REGISTER 1		
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
MSSP2MD	MSSP1MD		CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	MSSP2MD: N	/ISSP2 Periphe	eral Module Di	sable Control	bit		
	1 = Module is 0 = Module is	s disabled, Cloo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no Jule draws digita	t draw digital p al power	ower
bit 6	MSSP1MD: N	/ISSP1 Periphe	eral Module Di	sable Control	bit		
	1 = Module is	s disabled, Clo	ck Source is d	lisconnected, r	nodule does no	t draw digital p	ower
	0 = Module is	s enabled, Cloo	ck Source is c	onnected, mod	dule draws digita	al power	
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	CCP5MD: CC	CP5 Peripheral	Module Disat	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Cloos s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 3	CCP4MD: CC	CP4 Peripheral	Module Disat	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 2	CCP3MD: CC	CP3 Peripheral	Module Disab	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no Jule draws digita	t draw digital p al power	ower
bit 1	CCP2MD: CC	CP2 Peripheral	Module Disab	ole Control bit			
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no lule draws digita	t draw digital p al power	ower
bit 0	CCP1MD: CC	CP1 Peripheral	Module Disab	ole Control bit	-		
	1 = Module is 0 = Module is	s disabled, Clo s enabled, Cloo	ck Source is d ck Source is c	lisconnected, r onnected, mod	nodule does no dule draws digita	t draw digital p al power	ower

	-		-		· / -	-				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSP2IE	BCL2IE	RC2IE	TX2IE	CTMUIE	TMR5GIE	TMR3GIE	TMR1GIE			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	SSP2IF: Mas	ter Synchrono	us Serial Port	2 Interrupt Ena	able bit					
2	1 = Enables	the MSSP2 int	errupt	op:						
	0 = Disables	the MSSP2 in	terrupt							
bit 6	BCL2IE: Bus	Collision Inter	rupt Enable b	it						
	1 = Enabled									
	0 = Disabled									
bit 5	RC2IE: EUSA	ART2 Receive	Interrupt Enal	ole bit						
	1 = Enabled	= Enabled								
h:+ 4			latera vet En el	hla hit						
DIT 4	1 AZIE: EUSA	ARIZ Transmit	Interrupt Ena	DIE DIT						
	1 = Disabled 0 = Disabled	1 = Disabled $0 = Disabled$								
bit 3	CTMUIE: CT	MU Interrupt E	nable bit							
	1 = Enabled	•								
	0 = Disabled									
bit 2	TMR5GIE: T	MR5 Gate Inter	rupt Enable b	bit						
	1 = Enabled									
	0 = Disabled									
bit 1	TMR3GIE: T	MR3 Gate Inter	rupt Enable b	bit						
	1 = Enabled									
hit 0		MP1 Cate Inter	runt Enable h	t						
	1 = Fnabled			//1						
	0 = Disabled									

#### REGISTER 9-11: PIE3: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 3

### TABLE 10-1: PORTA I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RA0/C12IN0-/AN0	RA0	0	0	0	DIG	LATA<0> data output; not affected by analog input.
		1	0	I	TTL	PORTA<0> data input; disabled when analog input enabled.
	C12IN0-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN0	1	1	I	AN	Analog input 0.
RA1/C12IN1-/AN1	RA1	0	0	0	DIG	LATA<1> data output; not affected by analog input.
		1	0	I	TTL	PORTA<1> data input; disabled when analog input enabled.
	C12IN1-	1	1	I	AN	Comparators C1 and C2 inverting input.
	AN1	1	1	I	AN	Analog input 1.
RA2/C2IN+/AN2/ DACOUT/VREF-	RA2	0	0	0	DIG	LATA<2> data output; not affected by analog input; disabled when DACOUT enabled.
		1	0	I	TTL	PORTA<2> data input; disabled when analog input enabled; disabled when DACOUT enabled.
	C2IN+	1	1	I	AN	Comparator C2 non-inverting input.
	AN2	1	1	I	AN	Analog output 2.
	DACOUT	x	1	0	AN	DAC Reference output.
	VREF-	1	1	I	AN	A/D reference voltage (low) input.
RA3/C1IN+/AN3/	RA3	0		0	DIG	LATA<3> data output; not affected by analog input.
VREF+		1	0	I	TTL	PORTA<3> data input; disabled when analog input enabled.
	C1IN+	1	1	I	AN	Comparator C1 non-inverting input.
	AN3	1	1	I	AN	Analog input 3.
	VREF+	1	1	I	AN	A/D reference voltage (high) input.
RA4/CCP5/C1OUT/	RA4	0	—	0	DIG	LATA<4> data output.
SKQ/TUCKI		1	—	I	ST	PORTA<4> data input; default configuration on POR.
	CCP5	0	—	0	DIG	CCP5 Compare output/PWM output, takes priority over RA4 output.
		1	—	I	ST	Capture 5 input/Compare 5 output/ PWM 5 output.
	C1OUT	0	—	0	DIG	Comparator C1 output.
	SRQ	0	—	0	DIG	SR latch Q output; take priority over CCP 5 output.
	TOCKI	1		I	ST	Timer0 external clock input.
RA5/C2OUT/SRNQ/	RA5	0	0	0	DIG	LATA<5> data output; not affected by analog input.
SS1/ HLVDIN/AN4		1	0	I	TTL	PORTA<5> data input; disabled when analog input enabled.
	C2OUT	0	0	0	DIG	Comparator C2 output.
	SRNQ	0	0	0	DIG	SR latch $\overline{Q}$ output.
	SS1	1	0	I	TTL	SPI slave select input (MSSP1).
	HLVDIN	1	1	I	AN	High/Low-Voltage Detect input.
	AN4	1	1	I	AN	A/D input 4.
RA6/CLKO/OSC2	RA6	0	—	0	DIG	LATA<6> data output; enabled in INTOSC modes when CLKO is not enabled.
		1	—	I	TTL	PORTA<6> data input; enabled in INTOSC modes when CLKO is not enabled.
	CLKO	х	—	0	DIG	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the fre- quency of OSC1 and denotes the instruction cycle rate.
	OSC2	x	—	0	XTAL	Oscillator crystal output; connects to crystal or resonator in Crystal Oscillator mode.
RA7/CLKI/OSC1	RA7	0	—	0	DIG	LATA<7> data output; disabled in external oscillator modes.
		1	-	I	TTL	PORTA<7> data input; disabled in external oscillator modes.
	CLKI	x	_	I	AN	External clock source input; always associated with pin function OSC1.
	OSC1	x	—	I	XTAL	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>C.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIE4	—	—	—	—	—	CCP5IE	CCP4IE	CCP3IE	120
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	112
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113
PIR4	—	—	—	—	—	CCP5IF	CCP4IF	CCP3IF	115
PMD0	UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD	52
PMD1	MSSP2MD	MSSP1MD	—	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD	53
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	166
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GSS<1:0>		167
T3CON	TMR3C	S<1:0>	T3CKP	S<1:0>	T3SOSCEN	T3SYNC	T3RD16	T3RD16 TMR3ON	
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GSS	5<1:0>	167
T5CON	TMR5C	S<1:0>	T5CKP	S<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	166
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/DONE	T5GVAL	T5GSS	5<1:0>	167
TMR1H		Holding	Register for th	e Most Signifi	icant Byte of the 1	6-bit TMR1 Re	egister		—
TMR1L			Least Sign	ificant Byte of	the 16-bit TMR1	Register			_
TMR3H		Holding	Register for th	e Most Signifi	icant Byte of the 1	6-bit TMR3 Re	egister		_
TMR3L			Least Sign	ificant Byte of	the 16-bit TMR3	Register			_
TMR5H		Holding	Register for th	e Most Signifi	icant Byte of the 1	6-bit TMR5 Re	egister		_
TMR5L			Least Sign	ificant Byte of	f the 16-bit TMR5	Register			—
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	151
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	151
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	151
TRISE	WPUE3	—	—	—	—	TRISE2(1)	TRISE1 <sup>(1)</sup>	TRISE0 <sup>(1)</sup>	151

### TABLE 14-3: REGISTERS ASSOCIATED WITH CAPTURE (CONTINUED)

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

**Note 1:** These registers/bits are available on PIC18(L)F4XK22 devices.

## TABLE 14-4: CONFIGURATION REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	ССР3МХ	PBADEN	CCP2MX	348

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Capture mode.

#### 15.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCLx pin is held low (see **Section 15.5.6 "Clock Stretching"** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCLx pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDAx line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCLx pin must be released by setting bit CKP.

An MSSPx interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

#### 15.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDAx line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCLxIF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLxIF bit to handle a slave bus collision.

#### 15.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 15-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDAx and SCLx.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/W bit set is received by the slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCLx, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

**Note 1:** If the master ACKs the clock will be stretched.

**2:** ACKSTAT is the only bit updated on the rising edge of SCLx (9th) rather than the falling.

- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

### 15.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the  $I^2C$  protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 15-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.



## FIGURE 15-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE

#### 15.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 15-6) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

REGISTE	K 15-5. 001 XC	0143. 331 /			5		
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIN	A PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
·							
Legend:							
R = Reada	able bit	W = Writab	le bit	U = Unimplem	ented bit, read	as '0'	
u = Bit is u	inchanged	x = Bit is ur	nknown	-n/n = Value at	t POR and BOR	/Value at all ot	her Resets
'1' = Bit is	set	'0' = Bit is c	cleared				
bit 7	ACKTIM: Ack	nowledge Tin	ne Status bit	(I <sup>2</sup> C mode only	) <sup>(3)</sup>		
	1 = Indicates t	he I <sup>2</sup> C bus is	in an Ackno	wledge sequen	ce, set on 8 <sup>th</sup> fa	lling edge of S	CLx clock
1.11.0	0 = Not an Acl	knowledge se	equence, cle	ared on 9"' risin	g edge of SCLx	CIOCK	
DIT 6	PCIE: Stop Co	ndition Interr	upt Enable t	bit (IFC mode on	iy)		
	1 = Enable Internet0 = Stop detection	tion interrupt	s are disable	p condition ed(2)			
bit 5	SCIE: Start Co	ndition Interr	upt Enable b	oit (I <sup>2</sup> C mode on	lv)		
	1 = Enable interview	errupt on det	ection of Sta	rt or Restart cor	ditions		
	0 = Start detec	tion interrupt	ts are disable	ed <sup>(2)</sup>			
bit 4	BOEN: Buffer	Overwrite Er	nable bit				
	In SPI Slave m	<u>node:</u> (1)					
	1 = SSPx	BUF updates	s every time t	that a new data	byte is shifted in	n ignoring the I	BF bit
	SSPx	CON1 reaiste	er is set. and	the buffer is no	t updated	alleauy sei, se	
	In I <sup>2</sup> C Master	mode:	,				
	This bit is	ignored.					
	<u>In I=C Slave m</u> 1 – SSPx	<u>i00e:</u> BLIE is unda	ted and $\overline{ACI}$	k is generated f	or a received a	ddress/data by	te ignoring the
	state of	of the SSPxC	V bit only if	the BF bit = $0$ .			re, ignoring the
	0 = SSPx	BUF is only ι	updated whe	n SSPxOV is cl	ear		
bit 3	SDAHT: SDAX	Hold Time S	Selection bit	(I <sup>2</sup> C mode only)			
	1 = Minimum o	of 300 ns hole	d time on SD	Ax after the fall	ing edge of SCL	X	
	0 = Minimum c	of 100 ns hold	d time on SD	Ax after the fall	ing edge of SCL	_X	
bit 2	SBCDE: Slave	e Mode Bus (	Collision Det	ect Enable bit (I	<sup>2</sup> C Slave mode	only)	
	If on the rising BCLxIF bit of t	edge of SC he PIR2 regi	Lx, SDAx is ster is set, a	sampled low wind bus goes idle	hen the module e	is outputting a	a high state, the
	1 = Enable sla 0 = Slave bus	ve bus collisi collisi	ion interrupts rrupts are dis	s sabled			
bit 1	AHEN: Addres	ss Hold Enab	le bit (I <sup>2</sup> C SI	ave mode only)			
	1 = Following t	he 8th falling	edge of SC	Lx for a matchin	g received addr	ess byte; CKP	bit of the SSPx-
	CON1 reg	jister will be o	cleared and t	the SCLx will be	held low.		
Note 4	U = Address h	Diding is disa		upor to image -	II but the left	actived but a	
note 1:	set when a new by	te is received	I and $BF = 1$	. but hardware o	continues to writ	e the most rec	ent byte to
	SSPxBUF.			,			
2:	This bit has no effe enabled.	ct in Slave m	odes for whi	ich Start and Sto	p condition det	ection is explic	itly listed as

#### REGISTER 15-5: SSPxCON3: SSPx CONTROL REGISTER 3

3: The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

# 16.3 Register Definitions: EUSART Control

# REGISTER 16-1: TxSTAx: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		· ·		·			bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknow	wn
bit 7	CSRC: Clock Asynchronous Don't care Synchronous I 1 = Master n 0 = Slave m	Source Select bit <u>s mode</u> : mode: node (clock genera ode (clock from ex	ated internally ternal source)	from BRG)			
bit 6	<b>TX9:</b> 9-bit Train 1 = Selects 8 0 = Selects 8	nsmit Enable bit 9-bit transmission 8-bit transmission	····,				
bit 5	<b>TXEN:</b> Transn 1 = Transmit 0 = Transmit	nit Enable bit <sup>(1)</sup> enabled disabled					
bit 4	SYNC: EUSA 1 = Synchror 0 = Asynchror	RT Mode Select bi nous mode pnous mode	t				
bit 3	SENDB: Send Asynchronous 1 = Send Syr 0 = Sync Bre Synchronous I Don't care	Break Character <u>a mode</u> : nc Break on next tr ak transmission co <u>mode</u> :	bit ransmission (c ompleted	cleared by hardwa	are upon completi	on)	
bit 2	BRGH: High E Asynchronous 1 = High spe 0 = Low spee Synchronous Unused in this	Baud Rate Select b <u>s mode</u> : ed ed <u>mode:</u> s mode	bit				
bit 1	<b>TRMT:</b> Transn 1 = TSR emp 0 = TSR full	nit Shift Register S oty	tatus bit				
bit 0	<b>TX9D:</b> Ninth b Can be addres	it of Transmit Data ss/data bit or a par	ı ity bit.				
Note 1: S	REN/CREN overri	des TXEN in Sync	mode.				

# 17.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Results formatting

#### 17.1.1 PORT CONFIGURATION

The ANSELx and TRISx registers configure the A/D port pins. Any port pin needed as an analog input should have its corresponding ANSx bit set to disable the digital input buffer and TRISx bit set to disable the digital output driver. If the TRISx bit is cleared, the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the ANSx bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins with their corresponding ANSx bit set read as cleared (a low level). However, analog conversion of pins configured as digital inputs (ANSx bit cleared and TRISx bit set) will be accurately converted.
  - 2: Analog levels on any pin with the corresponding ANSx bit cleared may cause the digital input buffer to consume current out of the device's specification limits.
  - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the bits in ANSELB are reset.

## 17.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 17.2** "**ADC Operation**" for more information.

# 17.1.3 ADC VOLTAGE REFERENCE

The PVCFG<1:0> and NVCFG<1:0> bits of the ADCON1 register provide independent control of the positive and negative voltage references.

The positive voltage reference can be:

- Vdd
- the fixed voltage reference (FVR BUF2)
- an external voltage source (VREF+)

The negative voltage reference can be:

- Vss
- an external voltage source (VREF-)

# 17.1.4 SELECTING AND CONFIGURING ACQUISITION TIME

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

Acquisition time is set with the ACQT<2:0> bits of the ADCON2 register. Acquisition delays cover a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there is no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT<2:0> = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT<2:0> bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. When an acquisition time is programmed, there is no indication of when the acquisition time ends and the conversion begins.

# 17.2 ADC Operation

#### 17.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will, depending on the ACQT bits of the ADCON2 register, either immediately start the Analog-to-Digital conversion or start an acquisition delay followed by the Analog-to-Digital conversion. Figure 17-3 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into SLEEP mode before the conversion begins.

Figure 17-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT<2:0> bits are set to '010' which selects a 4 TAD acquisition time before the conversion starts.

Note:	The GO	DON	E bit should not be set	t in the
	same ir	DStruct	ion that turns on the	ADC.
	Refer <b>Conver</b>	to sion F	Section 17.2.10 Procedure".	"A/D

## FIGURE 17-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



## FIGURE 17-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



## 19.3.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed. The measurement is then performed using the following steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

$$C_{\text{OFFSET}} = C_{\text{STRAY}} + C_{\text{AD}} = (I \cdot t) / V$$

where *I* is known from the current source measurement step, *t* is a fixed delay and *V* is measured by performing an A/D conversion.

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known. CAD is approximately 4 pF.

An iterative process may need to be used to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting COFFSET to a theoretical value, then solving for t. For example, if CSTRAY is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD, or 2.31V, then t would be:

or 63 µs.

See Example 19-3 for a typical routine for CTMU capacitance calibration.

# 24.2 Register Definitions: Configuration Word

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH

				ILE OID I EIX			
R/P-0	R/P-0	R/P-1	R/P-0	R/P-0	R/P-1	R/P-0	R/P-1
IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>	
bit 7							bit 0
Legend:							
R = Readal	ole bit	P = Programn	nable bit	U = Unimple	mented bit, read	d as '0'	
-n = Value v	when device is un	programmed		x = Bit is unk	nown		
bit 7 bit 6	<b>IESO<sup>(1)</sup>:</b> Inte 1 = Oscillator 0 = Oscillator <b>FCMEN<sup>(1)</sup>:</b> F	rnal/External Os r Switchover mo r Switchover mo ail-Safe Clock I	scillator Switch ode enabled ode disabled Monitor Enable	nover bit e bit			
	1 = Fail-Safe 0 = Fail-Safe	Clock Monitor Clock Monitor	enabled disabled				
bit 5	PRICLKEN: 1 = Primary ( 0 = Primary (	Primary Clock E Clock is always Clock can be dis	nable bit enabled sabled by soft	ware			
bit 4	<b>PLLCFG:</b> 4 > 1 = 4 x PLL a 0 = 4 x PLL is	CPLL Enable bialways enabled, s under softwar	t Oscillator mu e control, PLL	ltiplied by 4 EN (OSCTUN	E<6>)		
bit 3-0	FOSC<3:0>: 1111 = Exte 1110 = Exte 1101 = EC o 1100 = EC o 1011 = EC o 1010 = EC o 1010 = Inter 1000 = Inter 0111 = Exte 0110 = Exte 0101 = EC o 0100 = EC o 0101 = HS o 0010 = HS o 0001 = XT o 0000 = LP o	Oscillator Sele rnal RC oscillat rnal RC oscillat oscillator (low p oscillator, CLKC oscillator, CLKC nal oscillator, CLKC nal oscillator bl rnal RC oscillat rnal RC oscillat oscillator (high oscillator, CLKC oscillator (high oscillator (high oscillator oscillator bl oscillator (high oscillator bl oscillator	ction bits or, CLKOUT fi over, <b>≤500 k</b> l out function o <b>um power, 50</b> out function o ock, CLKOUT ock or or, CLKOUT fi <b>power, &gt;16 M</b> out function o <b>um power, &gt;16 M</b>	unction on RAI unction on RAI Hz) n OSC2 (low ) 0 kHz-16 MHz n OSC2 (medi function on OS unction on OS IHz) n OSC2 (high MHz-16 MHz) IHz)	5 5 5 5 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7	lz) ) kHz-16 MHz) lz)	
Note 1:	When FOSC<3:0:	> is configured	for HS, XT, or	LP oscillator a	nd FCMEN bit i	s set, then the I	ESO bit

# should also be set to prevent a false failed clock indication and to enable automatic clock switch over from the internal oscillator block to the external oscillator when the OST times out.

#### 24.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In Normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit cleared to '0', a table READ instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-3 through 24-5 illustrate table write and table read protection.

Note:	Code protection bits may only be written						
	to a '0' from a '1' state. It is not possible to						
	write a '1' to a bit in the '0' state. Code pro-						
	tection bits are only set to '1' by a full chip						
	erase or block erase function. The full chip						
	erase and block erase functions can only						
	be initiated via ICSP™ or an external						
	programmer.						

# FIGURE 24-3: TABLE WRITE (WRTn) DISALLOWED

Register Values	Program Memor	/ Co	nfiguration Bit Settings				
		000000h 0007FFh 000800h	WRTB, EBTRB = 11				
TBLPTR = 0008FFh	▶┍►		WRT0, EBTR0 = 01				
PC = 001FFEh	TBLWT*	001FFFh 002000h					
		003FFFh 004000h	WRT1, EBTR1 = 11				
PC = 005FFEh	TBLWT*	005FFFh	WRT2, EBTR2 = 11				
		007EEEb	WRT3, EBTR3 = 11				
<b>Results:</b> All table writes disabled to Blockn whenever WRTn = $0$ .							

TBL	RD	Table Read					
Synta	ax:	TBLRD ( *; *+; *-; +*)					
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;					
Statu	s Affected:	None					
Enco	oding:	0000	000	00	0000		10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • pre-increment					
Words:		1					
Cycle	es:	2					
QC	ycle Activity	/:					<b>.</b>
1	Q1	Q2			Q3		Q4
	Decode	No operatio	on	оре	No eration		No operation

No operation (Read Program

Memory)

No

operation

No operation

(Write TABLAT)

Example1:	TBLRD	*+	;	
Before Instructio	n			
TABLAT			=	55h
	004356h	`	=	00A356h 34h
After Instruction	0070001	,	-	0-11
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Before Instructio	n			
TABLAT TBLPTR MEMORY (	(01A357h)	)	= = =	AAh 01A357h 12h
MEMORY	01A358h	)	=	34h
After Instruction				
TABLAT TBLPTR			=	34h 01A358h

No

operation





FIGURE 28-41: PIC18LF2X/4XK22 MAXIMUM IDD: RC\_IDLE HF-INTOSC









© 2010-2016 Microchip Technology Inc.



FIGURE 28-92: PIC18LF2X/4XK22 COMPARATOR OFFSET VOLTAGE, LOW-POWER MODE; VDD=1.8V

# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16