

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f46k22-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads

The POP instruction discards the current TOS by

decrementing the Stack Pointer. The previous value

pushed onto the stack then becomes the TOS value.

the current PC value onto the stack.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions. PUSH and POP. that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

5.2 **Register Definitions: Stack Pointer**

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—			STKPTR<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	STKFUL: Stack Full Flag bit ⁽¹⁾
	1 = Stack became full or overflowed
	0 = Stack has not become full or overflowed
bit 6	STKUNF: Stack Underflow Flag bit ⁽¹⁾
	1 = Stack Underflow occurred
	0 = Stack Underflow did not occur
bit 5	Unimplemented: Read as '0'

bit 4-0 STKPTR<4:0>: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

Stack Full and Underflow Resets 5.2.0.1

Device Resets on Stack Overflow and Stack Underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

FAST REGISTER STACK 5.2.1

A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers by software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

© 2010-2016 Microchip Technology Inc.

5.4 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.7 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. Figures 5-5 through 5-7 show the data memory organization for the PIC18(L)F2X/4XK22 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register (BSR). **Section 5.4.2 "Access Bank"** provides a detailed description of the Access RAM.

5.4.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.

Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figures 5-5 through 5-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory maps in Figures 5-5 through 5-7 indicate which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.

10.4 PORTC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-8). The pins have Schmitt Trigger input buffers.

Some of these pin functions can be relocated to alternate pins using the Control fuse bits in CONFIG3H. RC0 is the default pin for T3CKI. Clearing the T3CMX bit moves the pin function to RB5. RC1 is the default pin for the CCP2 peripheral pin. Clearing the CCP2MX bit moves the pin function to the RB3 pin.

Two other pin functions, P2B and CCP3, can be relocated from their default pins to PORTC pins by clearing the control fuses in CONFIG3H. Clearing P2BMX and CCP3MX moves the pin functions to RC0 and RC6⁽¹⁾/RE0⁽²⁾, respectively.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. The EUSART and MSSP peripherals override the TRIS bit to make a pin an output or an input, depending on the peripheral configuration. Refer to the corresponding peripheral section for additional information.

Note: On a Power-on Reset, these pins are configured as analog inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

MOVLB	0xF	; Set BSR for banked SFRs					
CLRF	PORTC	; Initialize PORTC by					
		; clearing output					
		; data latches					
CLRF	LATC	; Alternate method					
		; to clear output					
		; data latches					
MOVLW	0CFh	; Value used to					
		; initialize data					
		; direction					
MOVWF	TRISC	; Set RC<3:0> as inputs					
		; RC<5:4> as outputs					
		; RC<7:6> as inputs					
MOVLW	30h	; Value used to					
		; enable digital inputs					
MOVWF	ANSELC	; RC<3:2> dig input enable					
		; No ANSEL bits for RC<1:0>					
		; RC<7:6> dig input enable					

10.4.1 PORTC OUTPUT PRIORITY

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the higher priority. Table 10-4 lists the PORTC pin functions from the highest to the lowest priority.

Analog input functions, such as ADC, comparator and SR latch inputs, are not shown in the priority lists.

These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

FIGURE 12-2:

TIMER1/3/5 16-BIT READ/WRITE MODE

BLOCK DIAGRAM



12.7 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 Gate circuitry. This is also referred to as Timer1/3/5 Gate Enable.

Timer1/3/5 Gate can also be driven by multiple selectable sources.

12.7.1 TIMER1/3/5 GATE ENABLE

The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate Enable mode is disabled, no incrementing will occur and Timer1/3/5 will hold the current count. See Figure 12-4 for timing details.

TABLE 12-3:TIMER1/3/5 GATE ENABLESELECTIONS

TxCLK	TxGPOL	TxG Timer1/3/5 Operation		
\uparrow	0	0	Counts	
\uparrow	0	1	Holds Count	
\uparrow	1	0	Holds Count	
\uparrow	1	1	Counts	

12.7.2 TIMER1/3/5 GATE SOURCE SELECTION

The Timer1/3/5 Gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS bits of the TxGCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the TxGPOL bit of the TxGCON register.

TARI E 12-1.	TIMER1/3/5	GATE	SOURCES
IADLE 12-4:		GAIE	SUURCES

TxGSS	Timer1/3/5 Gate Source
00	Timer1/3/5 Gate Pin
01	Timer2/4/6 Match to PR2/4/6 (TMR2/4/6 increments to match PR2/4/6)
10	Comparator 1 Output sync_C1OUT (optionally Timer1/3/5 synchronized out- put)
11	Comparator 2 Output sync_C2OUT (optionally Timer1/3/5 synchronized out- put)

The Gate resource, Timer2 Match to PR2, changes between Timer2, Timer4 and Timer6 depending on which of the three 16-bit Timers, Timer1, Timer3 or Timer5, is selected. See Table 12-5 to determine which Timer2/4/6 Match to PR2/4/6 combination is available for the 16-bit timer being used.

TABLE 12-5: GATE RESOURCES FOR TIMER2/4/6 MATCH TO PR2/4/6

Timer1/3/5 Resource	Timer1/3/5 Gate Match Selection
Timer1	TMR2 Match to PR2
Timer3	TMR4 Match to PR4
Timer5	TMR6 Match to PR6

12.7.2.1 TxG Pin Gate Operation

The TxG pin is one source for Timer1/3/5 Gate Control. It can be used to supply an external source to the Timer1/3/5 Gate circuitry.

12.7.2.2 Timer2/4/6 Match Gate Operation

The TMR2/4/6 register will increment until it matches the value in the PR2/4/6 register. On the very next increment cycle, TMR2/4/6 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1/3/5 Gate circuitry. When both TMR2/4/6 and Timer 1/3/5 use FOSC/4 as the clock source then Timer 1/3/5 will increment once during the TMR2/4/6 overflow pulse. This concatenation creates a 24-bit timer. When used in conjunction with the CCP special event trigger very long periodic interrupts can be generated.



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 12-4: TIMER1/3/5 GATE ENABLE MODE



13.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 module is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMRx register
- a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMRx is not cleared when TxCON is written.

13.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIR1/PIR5 registers. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIE1/PIE5 registers. Interrupt Priority is selected with the TMRxIP bit in the IPR1/IPR5 registers.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

13.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. The timer to be used with a specific CCP module is selected using the CxTSEL<1:0> bits in the CCPTMRS0 and CCPTMRS1 registers.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode by setting SSPM<3:0> = 0011 in the SSPxCON1 register. Additional information is provided in Section 15.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

13.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

13.5 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer2 (TMR2MD), Timer4 (TMR4MD) and Timer6 (TMR6MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.





14.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the ECCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator Cx (async_CxOUT)
- Setting the CCPxASE bit in firmware

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the ECCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 14.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD].

The state of each pin pair is determined by the PSSxAC<1:0> and PSSxBD<1:0> bits of the ECCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.

- 2: Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

REGISTER 17-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	s 'O'	
-n = Value at POF	र	'1' = Bit is set		'0' = Bit is clear	ed	x = Bit is unknown	

bit 7-0 ADRES<9:2>: ADC Result Register bits

Upper eight bits of 10-bit conversion result

REGISTER 17-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES	S<1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower two bits of 10-bit conversion result

bit 5-0 Reserved: Do not use.

REGISTER 17-6: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|--------|
| — | — | — | — | — | — | ADRE | S<9:8> |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 17-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			ADRES	S<7:0>			
bit 7							bit 0

 Legend:
 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

BNC	;	Branch if	Not Carry		
Synta	ax:	BNC n			
Oper	ands:	-128 ≤ n ≤ ′	127		
Oper	ation:	if CARRY b (PC) + 2 + 2	it is '0' 2n → PC		
Statu	s Affected:	None			
Enco	ding:	1110	0011 nn:	nn nnnn	
Desc	ription:	If the CARR will branch. The 2's con added to the incremente instruction, PC + 2 + 2r 2-cycle inst	Y bit is '0', the nplement num e PC. Since th d to fetch the the new addre n. This instruct ruction.	en the program ber '2n' is e PC will have next ess will be tion is then a	
Word	ls:	1			
Cycle	es:	1(2)			
Q C If Ju	ycle Activity: mp: Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	
	No operation	No operation	No operation	No operation	
lf No	o Jump:				
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	No operation	
<u>Exan</u>	nple:	HERE	BNC Jump		
Before Instruction PC = address (HERE) After Instruction If CARRY = 0; PC = address (Jump)					
	If CARRY PC	τ = 1; = ad	dress (HERE	+ 2)	

BNN	BNN Branch if Not Negative						
Synta	ax:	BNN n					
Oper	ands:	-128 ≤ n ≤ [•]	127				
Oper	ation:	if NEGATI∖ (PC) + 2 +	'E bit is '0' 2n → PC				
Statu	s Affected:	None					
Enco	ding:	1110	0111 n	nnn nnnn			
Desc	ription:	If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction.					
Word	ls:	1					
Cvcle	es:	1(2)					
Q C If Ju	ycle Activity: mp:	02	03	04			
	Decode	Read literal	Process	Write to PC			
	Decoue	'n'	Data	White to F O			
	No	No	No	No			
	operation	operation	operation	operation			
lf No	o Jump:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No			
		'n'	Data	operation			
<u>Exan</u>	<u>nple</u> : Before Instruc	HERE	BNN Jum	ıp			
	PC After Instructio If NEGAT PC If NEGAT	= ad on TIVE = 0; = ad TIVE = 1:	dress (HER dress (Jum	E) p)			
	PC	= ad	dress (HER	E + 2)			

MUL	.LW	Multiply	literal w	ith W	
Synta	ax:	MULLW	k		
Oper	ands:	$0 \le k \le 25$	5		
Oper	ation:	(W) x k \rightarrow	PRODH:	PRODL	
Statu	s Affected:	None			
Enco	ding:	0000	1101	kkkk	kkkk
Desc	ription:	An unsign out betwe 8-bit litera placed in pair. PRO W is unch None of th Note that possible in is possible	ed multipl en the cor il 'k'. The ' the PROD DH contai anged. ne Status f neither ov n this oper e but not c	ication is ntents of V 6-bit resu H:PROD H:PROD ins the hig flags are a erflow no ration. A z letected.	carried N and the ult is L register gh byte. affected. r carry is rero result
Word	ls:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k'	Proce Data	ess a ro P	Write egisters PRODH: PRODL
<u>Exan</u>	nple: Before Instruc	MULLW	0C4h		
	W	= F	2h		
	PRODH PRODL After Instructio	= ? = ? = ?			
	W PRODH PRODL	= E = A = 0	2h NDh 8h		

MUL	WF	Multiply	W with f						
Synta	ax:	MULWF	f {,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(W) x (f) –	→ PRODH:	PRODL					
Statu	s Affected:	None							
Enco	ding:	0000	001a	ffff	ffff				
Desc	ription:	An unsign out betwee register fill result is st register pa high byte. unchange None of th Note that possible in result is po If 'a' is '0', selected. I to select ti If 'a' is '0' a set is enal operates i Addressin $f \le 95$ (5FI "Byte-Ori Instructio	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented						
Word	le:	IVIOCE [®] for	details.						
Cycle	-o. -s:	1							
	vcle Activity:								
u u	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Read Process Write register 'f' Data registers PRODH: PRODL						
<u>Exan</u>	nple: Before Instruc	MULWF	REG, 1						
	W REG PRODH PRODL	= C4 = B5 = ? = ?	1h 5h						

After Instruction W

REG PRODH PRODL =

= = = C4h

B5h 8Ah 94h

SUBLW	Subtract W from literal	SUBWF	Subtract	t W from f	
Syntax:	SUBLW k	Syntax:	SUBWF	f {,d {,a}}	
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 255$	5	
Operation:	$k-(W)\toW$		d ∈ [0,1]		
Status Affected:	N, OV, C, DC, Z	Operation:	$a \in [0, 1]$	\ doct	
Encoding:	0000 1000 kkkk kł	Statua Affactad	(1) - (VV) -		
Description	W is subtracted from the 8-bit	- Status Allected:	N, OV, C,	DU, Z	
	literal 'k'. The result is placed in \	Encounty.	0101 Subtract V	V from register	4° (2'a
Words:	1	Description.	compleme	ent method). If	'd' is '0', the
Cycles:	1		result is st	tored in W. If 'd	l' is '1', the
Q Cycle Activity:			result is st (default)	tored back in re	egister 'f'
Q1	Q2 Q3 Q4	7	If 'a' is '0',	, the Access Ba	ank is
Decode	Read Process Write t literal 'k' Data		selected.	If 'a' is '1', the I be GPR bank	BSR is used
Example 1:	SUBLW 02h	<u>-</u>	If 'a' is '0' a	and the extend	ed instruction
Before Instruc	tion		set is enal	bled, this instru	iction ral Offset
W	= 01h		Addressin	ig mode whene	ever
After Instructio	= : on		f ≤ 95 (5Fl "Dute Ori	h). See Section	n 25.2.3 Oriente d
W C	= 01h = 1 : result is positive		Instructio	ented and Bit-	Literal Offset
Z			Mode" for	details.	
Example 2:		Words:	1		
Refere Instruc		Cycles:	1		
W	= 02h	Q Cycle Activity:			
C After Instructio	= ? 0	Q1	Q2	Q3	Q4
W	= 00h	Decode	Read	Process	Write to
Z	= 1 , result is zero = 1				uestination
N	= 0	Example 1: Before Instru	SUBWF	REG, 1, 0	
Example 3:	SUBLW 02h	REG	= 3		
Before Instruc W	= 03h	VV C	= 2 = ?		
C After Instructio	= ?	After Instructi	ion – 1		
W	= FFh ; (2's complement)	W	= 2		
Z	= 0 ; result is negative = 0	Z	$= 1 ; r_0 = 0$	esult is positive	9
Ν	= 1	N	= 0		
		Example 2:	SUBWF	REG, 0, 0	
		REG	= 2		
		W	= 2 = ?		
		After Instructi	ion		
		REG W	= 2 = 0		
		C	= 1 ; r	esult is zero	
		N	= 0		
		Example 3:	SUBWF	REG, 1, 0	
		Before Instru	ction		
		W	= 1		
		C After Instructi	= ? ion		
		REG	= FFh ;(2	2's complement	t)
		vv C	= 2 = 0 ;r	esult is negativ	e
		Z N	= 0 = 1	-	
		••			









PIC18	LF2X/4XK22	Standa Operatir	r d Opera ng tempe	ating Co erature	nditions (-40°C ≤	(unless c ≦ Ta ≤ +12	therwis 25°C	e stated)	
PIC18	F2X/4XK22	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param	Device Characteristics	Тур	Тур	Max	Max	Units		Conditions	
No.	Device onaracteristics	+25°C	+60°C	+85°C	+125°C	onita	Vdd	Notes	
D015	Comparators	7	7	18	18	μΑ	1.8V		
		7	7	18	18	μΑ	3.0V	I P mode	
		7	7	18	18	μΑ	2.3V		
		7	7	18	18	μΑ	3.0V		
		8	8	20	20	μΑ	5.0V		
D016	Comparators	38	38	95	95	μΑ	1.8V		
		40	40	105	105	μΑ	3.0V	HP mode	
		39	39	95	95	μΑ	2.3V		
		40	40	105	105	μΑ	3.0V		
		40	40	105	105	μΑ	5.0V		
D017	DAC	14	14	25	25	μΑ	2.0V		
		20	20	35	35	μΑ	3.0V		
		15	15	30	30	μΑ	2.3V		
		20	20	35	35	μΑ	3.0V		
		32	32	60	60	μΑ	5.0V		
D018	FVR ⁽²⁾	15	16	25	25	μΑ	1.8V		
		15	16	25	25	μΑ	3.0V		
		28	28	45	45	μΑ	2.3V		
		31	31	55	55	μΑ	3.0V		
		66	66	100	100	μΑ	5.0V		
D013	A/D Converter ⁽³⁾	185	185	370	370	μΑ	1.8V		
		210	210	400	400	μA	3.0V	A/D on not converting	
		200	200	380	380	μA	2.3V		
		210	210	400	400	μA	3.0V		
		250	250	450	450	μA	5.0V		

27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: On PIC18LF2X/4XK22 the BOR, HLVD and FVR enable internal band gap reference. With more than one of these modules enabled, the current consumption will be less than the sum of the specifications. On PIC18F2X/4XK22, the internal band gap reference is always enabled and its current consumption is included in the Power-down Base Current (IPD).

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

Param. No.	Symbol		Characteristic	Characteristic		Max	Units	Conditions
40	Tt0H	T0CKI High P	ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	—	ns	
41	Tt0L	T0CKI Low P	ulse Width	No prescaler	0.5 TCY + 20	—	ns	
				With prescaler	10	—	ns	
42	Tt0P	T0CKI Period		No prescaler	Tcy + 10	—	ns	
				With prescaler	Greater of: 20 ns or (TCY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	TxCKI High	Synchronous, no	prescaler	0.5 TCY + 20	_	ns	
		Time	Synchronous, with prescaler		10	-	ns	
			Asynchronous		30	_	ns	
46	Tt1L	TxCKI Low	Synchronous, no	prescaler	0.5 TCY + 5	—	ns	
		Time	Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	—	ns	
47	Tt1P	TxCKI Input Period	Synchronous		Greater of: 20 ns or (TcY + 40)/N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	Ft1	TxCKI Clock I	nput Frequency Range		DC	50	kHz	
48	Tcke2tmrl	Delay from Ex Increment	ternal TxCKI Cloc	k Edge to Timer	2 Tosc	7 Tosc	—	

TABLE 27-12:	TIMER0 AND	TIMER1/3/5	EXTERNAL	CLOCK	REQUIREMENTS
--------------	------------	------------	----------	-------	--------------

FIGURE 27-12: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)











© 2010-2016 Microchip Technology Inc.







© 2010-2016 Microchip Technology Inc.





FIGURE 28-21: PIC18LF2X/4XK22 MAXIMUM IDD: RC_RUN LF-INTOSC 31 kHz





FIGURE 28-24: PIC18LF2X/4XK22 IDD: RC_RUN MF-INTOSC 500 kHz









FIGURE 28-33: PIC18F2X/4XK22 MAXIMUM IDD: RC_RUN HF-INTOSC with PLL

