



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf23k22-e-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F23K22 PIC18LF23K22
- PIC18F24K22 PIC18LF24K22
- PIC18F25K22
 PIC18LF25K22
- PIC18F26K22 PIC18LF26K22
- PIC18F43K22 PIC18LF43K22
- PIC18F44K22 PIC18LF44K22
- PIC18F45K22 PIC18LF45K22
- PIC18F46K22 PIC18LF46K22

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Flash program memory. On top of these features, the PIC18(L)F2X/4XK22 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18(L)F2X/4XK22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 27.0 "Electrical Specifications" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2X/4XK22 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which contains a 16 MHz HFINTOSC oscillator and a 31 kHz LFINTOSC oscillator, which together provide eight user selectable clock frequencies, from 31 kHz to 16 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both external and internal oscillator modes, which allows clock speeds of up to 64 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 64 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or Wake-up from Sleep mode, until the primary clock source is available.

2.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

2.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 2-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of three internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources.

The primary clock module can be configured to provide one of six clock sources as the primary clock.

- 1. RC External Resistor/Capacitor
- 2. LP Low-Power Crystal
- 3. XT Crystal/Resonator
- 4. INTOSC Internal Oscillator
- 5. HS High-Speed Crystal/Resonator
- 6. EC External Clock

The HS and EC oscillator circuits can be optimized for power consumption and oscillator speed using settings in FOSC<3:0>. Additional FOSC<3:0> selections enable RA6 to be used as I/O or CLKO (FOSC/4) for RC, EC and INTOSC Oscillator modes.

Primary Clock modes are selectable by the FOSC<3:0> bits of the CONFIG1H Configuration register. The primary clock operation is further defined by these Configuration and register bits:

- 1. PRICLKEN (CONFIG1H<5>)
- 2. PRISD (OSCCON2<2>)
- 3. PLLCFG (CONFIG1H<4>)
- 4. PLLEN (OSCTUNE<6>)
- 5. HFOFST (CONFIG3H<3>)
- 6. IRCF<2:0> (OSCCON<6:4>)
- 7. MFIOSEL (OSCCON2<4>)
- 8. INTSRC (OSCTUNE<7>)

The HFINTOSC, MFINTOSC and LFINTOSC are factory calibrated high, medium and low-frequency oscillators, respectively, which are used as the internal clock sources.

3.0 POWER-MANAGED MODES

PIC18(L)F2X/4XK22 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC[®] microcontroller devices. One of the clock switching features allows the controller to use the secondary oscillator (SOSC) in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC microcontroller devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- Whether or not the CPU is to be clocked
- The selection of a clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

Modo	OSCCON Bits		Module	Clocking	Available Cleak and Ossillator Source					
Wode	IDLEN ⁽¹⁾	SCS<1:0>	CPU	Peripherals	Available Clock and Oscillator Source					
Sleep	0	N/A	Off	Off	None – All clocks are disabled					
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full-power execution mode.					
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator					
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾					
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC					
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC Oscillator					
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾					

TABLE 3-1: POWER-MANAGED MODES

3.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the SOSC oscillator)
- the internal oscillator block

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. Refer to **Section 2.11 "Clock Switching"** for more information.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes HFINTOSC and HFINTOSC postscaler, as well as the LFINTOSC source.



Dort bit		Port Fun	ction Priority by P	ort Pin	
Port bit	PORTA	PORTB	PORTC	PORTD ⁽²⁾	PORTE ⁽²⁾
5	SRNQ	CCP3 ⁽³⁾	SDO1	P1B	
	C2OUT	P3A ⁽³⁾	RC5	RD5	
	RA5	P2B ⁽¹⁾⁽⁴⁾			
		RB5			
6	OSC2	PGC	TX1/CK1	TX2/CK2	
	CLKO	TX2/CK2 ⁽¹⁾	CCP3 ⁽¹⁾⁽⁷⁾	P1C	
	RA6	RB6	P3A(1)(7)	RD6	
		ICDCK	RC6		
7	RA7				
	OSC1	PGD	RX1/DT1	RX2/DT2	
	RA7	RX2/DT2 ⁽¹⁾	P3B ⁽¹⁾	P1D	
		RB7	RC7	RD7	
		ICDDT			

TABLE 10-4: PORT PIN FUNCTION PRIORITY (CONTINUED)

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

3: Function default pin.

4: Function default pin (28-pin devices).

5: Function default pin (40/44-pin devices).

6: Function alternate pin.

7: Function alternate pin (28-pin devices).

8: Function alternate pin (40/44-pin devices)

12.7.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 1 output (sync_C1OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

12.7.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1/3/5 Gate Control. The Comparator 2 output (sync_C2OUT) can be synchronized to the Timer1/3/5 clock or left asynchronous. For more information see **Section 18.8.4 "Synchronizing Comparator Output to Timer1"**.

12.7.3 TIMER1/3/5 GATE TOGGLE MODE

When Timer1/3/5 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1/3/5 gate signal, as opposed to the duration of a single level pulse.

The Timer1/3/5 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 12-5 for timing details.

Timer1/3/5 Gate Toggle mode is enabled by setting the TxGTM bit of the TxGCON register. When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note: Enabling Toggle mode at the same time as changing the gate polarity may result in indeterminate operation.

12.7.4 TIMER1/3/5 GATE SINGLE-PULSE MODE

When Timer1/3/5 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1/3/5 Gate Single-Pulse mode is first enabled by setting the TxGSPM bit in the TxGCON register. Next, the TxGGO/DONE bit in the TxGCON register must be set. The Timer1/3/5 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1/3/5 until the TxGGO/DONE bit is once again set in software.

Clearing the TxGSPM <u>bit of the TxGCON</u> register will also clear the TxGGO/DONE bit. See Figure 12-6 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1/3/5 Gate source to be measured. See Figure 12-7 for timing details.

12.7.5 TIMER1/3/5 GATE VALUE STATUS

When Timer1/3/5 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit in the TxGCON register. The TxGVAL bit is valid even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

12.7.6 TIMER1/3/5 GATE EVENT INTERRUPT

When Timer1/3/5 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIR3 register will be set. If the TMRxGIE bit in the PIE3 register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer1/3/5 Gate is not enabled (TMRxGE bit is cleared).

For more information on selecting high or low priority status for the Timer1/3/5 Gate Event Interrupt see **Section 9.0 "Interrupts"**.

15.5.2 SLAVE RECEPTION

When the R/\overline{W} bit of a matching received address byte is clear, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPxOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 15-5.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 15.2.3 "SPI Master Mode"** for more detail.

15.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 15-14 and Figure 15-5 are used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish $\mathsf{I}^2\mathsf{C}$ communication.

- 1. Start bit detected.
- S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Matching address with R/\overline{W} bit clear is received.
- 4. The slave pulls SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDAx low sending an ACK to the master, and sets SSPxIF bit.
- 10. Software clears SSPxIF.
- 11. Software reads the received byte from SSPxBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the master.
- 13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes Idle.

15.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus[™] that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 15-16 displays a module using both address and data holding. Figure 15-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPx-CON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF

Note: SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set.

- 11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

15.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN, of the SSPxCON2 register. When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSPx module then goes into Idle mode (Figure 15-30).

15.6.8.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

15.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN, of the SSPxCON2 register. At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit of the SSPxSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 15-31).

15.6.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

FIGURE 15-30: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 16-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

	[03[03[03]	404(0402	609030900	03924	Q3		<u>koskosko</u> (028090	603666	3043	osjo <i>zj</i> os	404,046	20303
COSX	A JULIUN. Beiski	MUNUN. By Steer -	nunynnu ''''''				nininin	nunun İ	Yunun		VNA Zminiš	AUQUA Sectores	VAAL) VAAL
WEBE :	×.	: 	میں ہے۔ رینینی کاریک چ	······ · · ·		• • • • • • • • • • • •		······································	· · · · · · · · · · · · · · · · · · ·			:	, , ,
RIGERY R RGS	uni Mi	- - -	;	, , ,		N Ž					525-5 		
	,	States Co	voreand Exerc	uteri 🏅	Steep Hods		Cierre	වේ රිස්ම ස	e (Fear Re:	94 OÚ	ROREGA	2	,
26660 S	ti the wex	ang ava L'His ag	ir requiees ieng pence sheuid) escélator » not dapend e	arrieg deta, iea et die presanca d	80000 8 CB CB	asto deatrog o site	x dhe Wi	.48 ost cart	66068	wwie to	ta e opeaa	e signa is
2	1356 8933	alle cocco	ins in the wolf	la dha MARE d	28.26 5682								





FIGURE 17-6: ADC TRANSFER FUNCTION



24.2 Register Definitions: Configuration Word

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH

				ILE OID I EIX			
R/P-0	R/P-0	R/P-1	R/P-0	R/P-0	R/P-1	R/P-0	R/P-1
IESO	FCMEN	PRICLKEN	PLLCFG		FOSC	<3:0>	
bit 7							bit 0
Legend:							
R = Readal	ole bit	P = Programn	nable bit	U = Unimple	mented bit, read	d as '0'	
-n = Value v	when device is un	programmed		x = Bit is unk	nown		
bit 7 bit 6	IESO⁽¹⁾: Inte 1 = Oscillator 0 = Oscillator FCMEN⁽¹⁾: F	rnal/External Os r Switchover mo r Switchover mo ail-Safe Clock I	scillator Switch ode enabled ode disabled Monitor Enable	nover bit e bit			
	1 = Fail-Safe 0 = Fail-Safe	Clock Monitor Clock Monitor	enabled disabled				
bit 5	PRICLKEN: 1 = Primary (0 = Primary (Primary Clock E Clock is always Clock can be dis	nable bit enabled sabled by soft	ware			
bit 4	PLLCFG: 4 > 1 = 4 x PLL a 0 = 4 x PLL is	CPLL Enable bialways enabled, s under softwar	t Oscillator mu e control, PLL	ltiplied by 4 EN (OSCTUN	E<6>)		
bit 3-0	FOSC<3:0>: 1111 = Exte 1110 = Exte 1101 = EC o 1100 = EC o 1011 = EC o 1010 = EC o 1010 = Inter 1000 = Inter 0111 = Exte 0110 = Exte 0101 = EC o 0100 = EC o 0101 = HS o 0010 = HS o 0001 = XT o 0000 = LP o	Oscillator Sele rnal RC oscillat rnal RC oscillat oscillator (low p oscillator, CLKC oscillator, CLKC nal oscillator, CLKC nal oscillator bl rnal RC oscillat rnal RC oscillat oscillator (high oscillator, CLKC oscillator (high oscillator (high oscillator oscillator bl oscillator (high oscillator bl oscillator	ction bits or, CLKOUT fi or, CLKOUT fi ower, ≤500 kl OUT function o um power, 50 OUT function o ock, CLKOUT ock or or, CLKOUT fi power, >16 M OUT function o um power, >16 M	unction on RAI unction on RAI Hz) n OSC2 (low) 0 kHz-16 MHz n OSC2 (medi function on OS unction on OS IHz) n OSC2 (high MHz-16 MHz) Hz)	5 5 5 5 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7	lz)) kHz-16 MHz) lz)	
Note 1:	When FOSC<3:0:	> is configured	for HS, XT, or	LP oscillator a	nd FCMEN bit i	s set, then the I	ESO bit

should also be set to prevent a false failed clock indication and to enable automatic clock switch over from the internal oscillator block to the external oscillator when the OST times out.

R/P-1	R/P-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1			
DEBUG	2) XINST	_	_	_	LVP ⁽¹⁾	_	STVREN			
bit 7							bit 0			
Legend:										
R = Readab	R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'									
-n = Value v	vhen device is unprog	grammed		x = Bit is unkno	own					
bit 7	DEBUG: Back	ground Debugge	r Enable bit ⁽²⁾							
	1 = Background	d debugger disa	oled, RB6 and R	B7 configured as	s general purpose	e I/O pins				
	0 = Background	d debugger enar		B7 are dedicated	to in-Circuit Der	bug				
bit 6	XINST: Extende	ed Instruction Se	et Enable bit							
	1 = Instruction	set extension an	d Indexed Addre	essing mode ena	ibled	do)				
				essing mode disa	abled (Legacy mo	Jue)				
bit 5-3	Unimplemente	ed: Read as '0'								
bit 2	LVP: Single-Su	pply ICSP Enab	le bit							
	1 = Single-Sup	ply ICSP enable	d							
	0 = Single-Sup	ply ICSP disable	d							
bit 1	Unimplemente	ed: Read as '0'								
bit 0	STVREN: Stac	k Full/Underflow	Reset Enable bi	it						
	1 = Stack full/u	nderflow will cau	se Reset							
	0 = Stack full/u	nderflow will not	cause Reset							
Note 1:	Can only be change	d by a programm	ner in high-voltag	e programming	mode.					
2:	The DEBUG bit is m	anaged automat	ically by device	development too	ls including debu	iggers and progr	ammers. For			
	normal device opera	itions, this bit she	ould be maintain	ed as a '1'.						

REGISTER 24-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW

REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-4	Unimplemented: Read as '0'
bit 3	CP3: Code Protection bit ⁽¹⁾
	1 = Block 3 not code-protected 0 = Block 3 code-protected
bit 2	CP2: Code Protection bit ⁽¹⁾
	1 = Block 2 not code-protected
	0 = Block 2 code-protected
bit 1	CP1: Code Protection bit
	1 = Block 1 not code-protected
	0 = Block 1 code-protected
bit 0	CP0: Code Protection bit
	1 = Block 0 not code-protected
	0 = BIOCK U code-protected

Note 1: Available on PIC18(L)FX5K22 and PIC18(L)FX6K22 devices.

.

BTF	SC	Bit Test Fi	le, Skip if Cl	ear	BTFSS	Bit Test Fi	le, Skip if Se	t		
Synta	IX:	BTFSC f, b	{,a}		Syntax:	BTFSS f, b	o {,a}			
Oper	ands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]			Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$			
Oper	ation:	skip if (f)	= 0		Operation:	skip if (f) = 1			
Statu	s Affected:	None			Status Affected	l: None				
Enco	ding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff:	ff ffff		
Desc	ription:	If bit 'b' in re instruction is the next instr current instru- and a NOP is this a 2-cycle If 'a' is '0', th 'a' is '1', the GPR bank. If 'a' is '0' an set is enable Indexed Lite mode where See Section Bit-Orientee Literal Offse	gister 'f' is '0', skipped. If bit ruction fetchee uction executio s executed ins e instruction. e Access Ban BSR is used to d the extended d, this instruct ral Offset Addi over $f \le 95$ (5F e 25.2.3 "Byte H Instructions et Mode" for o	then the next 'b' is '0', then d during the on is discarded tead, making k is selected. If o select the d instruction ion operates in ressing h). -Oriented and in Indexed letails.	Description:	If bit 'b' in re instruction is the next insi current instr and a NOP i this a 2-cycl If 'a' is '0', th 'a' is '1', the GPR bank. If 'a' is '0' ar set is enable in Indexed L mode when See Section Bit-Oriente Literal Offs	If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', ther the next instruction fetched during the current instruction execution is discarde and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented an Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Word	s:	1			Words:	1				
Cycle	S:	1(2) Note: 3 cy by a	cles if skip and 2-word instruc	l followed ction.	Cycles:	1(2) Note: 3 cy by a	/cles if skip and a 2-word instruc	followed		
QC	cle Activity:				Q Cycle Activ	ity:				
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
	Decode	Read	Process	No	Decod	le Read	Process	No		
lfsk	n:	register i	Dala	operation	lf skin [.]	register i	Dala	operation		
II OK	ρ. Ο1	02	03	04	n onip. 01	02	03	04		
	No	No	No	No	No	No	No	No		
	operation	operation	operation	operation	operati	on operation	operation	operation		
lf sk	p and followed	by 2-word ins	truction:	<u> </u>	If skip and foll	owed by 2-word i	nstruction:	<u>. </u>		
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4		
	No	No	No	No	No	No	No	No		
	operation	operation	operation	operation	operati	on operation	operation	operation		
	No	No	No	No	No	No	No	No		
	operation	operation	operation	operation	operati	on operation	operation	operation		
<u>Exam</u>	i <u>ple</u> : Before Instruct	HERE B FALSE : TRUE :	FFSC FLAC	8, 1, 0	<u>Example</u> : Before In:	HERE FALSE TRUE Struction	BTFSS FLA : :	.G, 1, 0		
	PC	= add	ress (HERE)		PC	= a	ddress (HERE)		
	After Instructio	n 1. O			After Inst	ruction				
	IT FLAG< PC If FLAG< PC	1> = 0; = add 1> = 1; = add	ress (TRUE) ress (FALSE)	If FL	AG<1> = 0 PC = a AG<1> = 1 PC = a	; ddress (FALS) ; ddress (TRUE)	Ε)		

CPF	SGT	Compare	Compare f with W, skip if f > W					
Synta	ax:	CPFSGT	CPFSGT f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$					
Oper	ation:	(f) – (W), skip if (f) > ((unsigned c	(W) comparison)					
Statu	is Affected:	None						
Enco	oding:	0110	010a fff	f ffff				
Desc	ription:	Compares t location 'f' ti performing If the content contents of instruction i executed in 2-cycle inst If 'a' is '0', tl If 'a' is '0', tl GPR bank. If 'a' is '0' an set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	he contents of o the contents an unsigned s ints of f' are gri WREG, then f s discarded ar stead, making ruction. he Access Bar he BSR is user and the extende ed, this instruct Literal Offset A ever $f \le 95$ (5F .2.3 "Byte-Ori d Instructions set Mode" for	data memory of the W by ubtraction. eater than the the fetched and a NOP is this a hk is selected. d to select the ed instruction etion operates addressing Fh). See ented and s in Indexed details.				
Word	ls:	1	1					
Cycle	es:	1(2) Note: 3 cy by a	cles if skip and 2-word instrue	d followed ction.				
QU	Q1	02	03	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	NO	N0 operation	N0 operation	NO				
lf sk	in and follower	d by 2-word in	struction:	operation				
ii on	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
Example: HERE CPFSGT REG, 0 NGREATER : GREATER :								
	Before Instruc	tion						
	PC	= Ad	dress (HERE)				
	W	= ?						
	After Instruction	n						
If REG > W; PC = Address (GREATER)								

CPFSLT	Compare	Compare f with W, skip if f < W						
Syntax:	CPFSLT 1	CPFSLT f {,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	(f) – (W), skip if (f) < (unsigned c	(W) comparison)						
Status Affected:	None							
Encoding:	0110	000a ffi	ff ffff					
Description:	Compares to location if to performing If the conter contents of instruction in executed in 2-cycle inst If 'a' is '0', to If 'a' is '1', to GPR bank.	he contents of o the contents an unsigned s nts of 'f' are le: W, then the fe s discarded ar stead, making ruction. he Access Bar he BSR is use	data memory of W by ubtraction. ss than the tched nd a NOP is this a hk is selected. d to select the					
Words:	1							
Cycles:	1(2) Note: 3 c by	ycles if skip ar a 2-word instru	nd followed uction.					
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Process	No					
lf skip:	register i	Data	operation					
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
If skip and followe	d by 2-word in	struction:	_					
Q1	Q2	Q3	Q4					
NO operation	NO operation	NO operation	NO operation					
No	No	No	No					
operation	operation	operation	operation					
Example:	HERE (NLESS LESS	CPFSLT REG, :	1					
Before Instruc	ction							
PC	= Ad	dress (HERE)					
After Instructi	on - :							
If REG	< W;							
PC	= Ad	dress (LESS)					
If REG	≥ W;	droop () TTTT	a)					
PC	= Ad	UIESS (NLES:	5)					

If REG

PC

≤ W;

= Address (NGREATER)

тѕт	FSZ	Test f, ski	Test f, skip if 0				
Syntax:		TSTFSZ f {	TSTFSZ f {,a}				
Operands:		0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]				
Oper	ation:	skip if f = 0					
Statu	is Affected:	None					
Enco	oding:	0110	011a fff	f ffff			
Desc	ription:	If 'f' = 0, the during the c is discarded making this If 'a' is '0', tl If 'a' is '1', tl GPR bank. If 'a' is '0' an set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for dotails				
Word	ls:	1					
Cycle	es:	1(2) Note: 3 cy by a	rcles if skip and a 2-word instru	d followed ction.			
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
lf ck	in:	register 'f'	Data	operation			
11 51	.ιρ. Ω1	02	03	04			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followed	d by 2-word in	struction:				
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
No		N0 operation	N0 operation	N0 operation			
	operation	operation	operation	operation			
<u>Exan</u>	nple:	HERE T NZERO : ZERO :	ISTFSZ CNT : :	, 1			
	Before Instruc	tion = Ad	dress (ਮੁਸ਼ੁਸ਼)			
	After Instructio	on = 00	h,	,			
	PC If CNT	= Ad ≠ 00	= Address (ZERO) ≠ 00h.				
	PC	= Ad	= Address (NZERO)				

XORLW	Exclusiv	Exclusive OR literal with W						
Syntax:	XORLW	XORLW k						
Operands:	$0 \le k \le 25$	5						
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$						
Status Affected:	N, Z	N, Z						
Encoding:	0000	1010	kkkk	kkkk				
Description:	The conte the 8-bit li in W.	The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read literal 'k'	Proce Data	ess V a	/rite to W				
Example:	XORLW	0AFh						
Before Instruc	ction							
W	= B5h							
After Instruction	on							

W	=	1Ah

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param	aram Device Characteristics		Тур Тур Ма	Max	Max	Units	Conditions	
No.	Device onaracteristics	+25°C	+60°C	+85°C	+125°C	onita	Vdd	Notes
D015	Comparators	7	7	18	18	μΑ	1.8V	
		7	7	18	18	μΑ	3.0V	I P mode
		7	7	18	18	μΑ	2.3V	
		7	7	18	18	μΑ	3.0V	
		8	8	20	20	μΑ	5.0V	
D016	Comparators	38	38	95	95	μΑ	1.8V	
		40	40	105	105	μΑ	3.0V	HP mode
		39	39	95	95	μΑ	2.3V	
		40	40	105	105	μΑ	3.0V	
		40	40	105	105	μΑ	5.0V	
D017	DAC	14	14	25	25	μΑ	2.0V	
		20	20	35	35	μΑ	3.0V	
		15	15	30	30	μΑ	2.3V	
		20	20	35	35	μΑ	3.0V	
		32	32	60	60	μΑ	5.0V	
D018	FVR ⁽²⁾	15	16	25	25	μΑ	1.8V	
		15	16	25	25	μΑ	3.0V	
		28	28	45	45	μΑ	2.3V	
		31	31	55	55	μΑ	3.0V	
		66	66	100	100	μΑ	5.0V	
D013	A/D Converter ⁽³⁾	185	185	370	370	μΑ	1.8V	
		210	210	400	400	μA	3.0V	A/D on not converting
		200	200	380	380	μA	2.3V	
		210	210	400	400	μA	3.0V	
		250	250	450	450	μA	5.0V	

27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22 (Continued)

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: On PIC18LF2X/4XK22 the BOR, HLVD and FVR enable internal band gap reference. With more than one of these modules enabled, the current consumption will be less than the sum of the specifications. On PIC18F2X/4XK22, the internal band gap reference is always enabled and its current consumption is included in the Power-down Base Current (IPD).

3: A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

27.11 AC (Timing) Characteristics

27.11.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2ppS		3. Tcc:st	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
Т				
F	Frequency	т	Time	
Lowercase	letters (pp) and their meanings:			
рр				
сс	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
CS	CS	rw	RD or WR	
di	SDI	sc	SCK	
do	SDO	SS	SS	
dt	Data in	tO	TOCKI	
io	I/O port	t1	T13CKI	
mc	MCLR	wr	WR	
Uppercase	letters and their meanings:			
S				
F	Fall	Р	Period	
н	High	R	Rise	
I	Invalid (High-impedance)	V	Valid	
L	Low	Z	High-impedance	
I ² C only				
AA	output access	High	High	
BUF	Bus free	Low	Low	
TCC:ST (I ² C	specifications only)			
CC				
HD	Hold	SU	Setup	
ST				
DAT	DATA input hold	STO	Stop condition	
STA	Start condition			

Param. No.	Symbol	Charact	Characteristic		Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μS	Must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μS	Must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μS	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated
106	THD:DA	Data Input Hold	100 kHz mode	0	_	ns	
	Т	Time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
		Time	400 kHz mode	100	_	ns	
92	TSU:STO	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

TABLE 27-16:	I ² C BUS DATA	REQUIREMENTS	(SLAVE MODE)
--------------	---------------------------	--------------	--------------

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A fast mode I²C bus device can be used in a standard mode I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification), before the SCL line is released.







FIGURE 28-27: PIC18LF2X/4XK22 MAXIMUM IDD: RC_RUN HF-INTOSC

© 2010-2016 Microchip Technology Inc.

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103D Sheet 1 of 2