

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	8KB (4K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf23k22t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 3.6 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what IDLE mode does not provide: the allocation of power resources to the CPU processing with minimal power consumption from the peripherals. PIC18(L)F2X/4XK22 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with control bits in the Peripheral Module Disable (PMD) registers. These bits generically named XXXMD are located in control registers PMD0, PMD1 or PMD2.

Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, power to the control and status registers associated with the peripheral is removed. Writes to these registers have no effect and read values are invalid. Clearing a set PMD bit restores power to the associated control and status registers, thereby setting those registers to their default values.

# 3.7 Register Definitions: Peripheral Module Disable

# REGISTER 3-1: PMD0: PERIPHERAL MODULE DISABLE REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
UART2MD	UART1MD	TMR6MD	TMR5MD	TMR4MD	TMR3MD	TMR2MD	TMR1MD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	UART2MD: UART2 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 6	UART1MD: UART1 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 5	TMR6MD: Timer6 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 4	TMR5MD: Timer5 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 3	TMR4MD: Timer4 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 2	TMR3MD: Timer3 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 1	TMR2MD: Timer2 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>
bit 0	TMR1MD: Timer1 Peripheral Module Disable Control bit
	<ul> <li>1 = Module is disabled, Clock Source is disconnected, module does not draw digital power</li> <li>0 = Module is enabled, Clock Source is connected, module draws digital power</li> </ul>

# 8.0 8 x 8 HARDWARE MULTIPLIER

# 8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

### 8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	;	
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH:PRODL

# EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY

ROUTINE
---------

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVF	ARG2, W	
MOVF BTFSC	ARG2, W ARG1, SB	; Test Sign Bit
MOVF BTFSC SUBWF	ARG2, W ARG1, SB PRODH, F	; Test Sign Bit ; PRODH = PRODH
MOVF BTFSC SUBWF	ARG2, W ARG1, SB PRODH, F	; Test Sign Bit ; PRODH = PRODH ; - ARG2

		Program	Cvcles	Time				
Routine	Multiply Method	Memory (Words)	(Max)	@ 64 MHz	@ 40 MHz	@ 10 MHz	@ 4 MHz	
Q v Q unaigned	Without hardware multiply	13	69	4.3 μs	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	62.5 ns	100 ns	400 ns	1 μs	
8 x 8 signed	Without hardware multiply	33	91	5.7 μs	9.1 μs	36.4 μs	91 μs	
	Hardware multiply	6	6	375 ns	600 ns	2.4 μs	6 μs	
16 x 16 unsigned	Without hardware multiply	21	242	15.1 μs	24.2 μs	96.8 μs	242 μs	
	Hardware multiply	28	28	1.8 μs	2.8 μs	11.2 μs	28 μs	
16 x 16 signed	Without hardware multiply	52	254	15.9 μs	25.4 μs	102.6 μs	254 μs	
	Hardware multiply	35	40	2.5 μs	4.0 μs	16.0 μs	40 μs	

# TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	iown	
bit 7	Unimplemen	ted: Read as '	0'.					
bit 6	ADIE: A/D Co	onverter Interru	pt Enable bit					
	1 = Enables t	he A/D interrup	ot ot					
hit 5			Jl Interrupt Engl	ala hit				
bit 5	1 – Enables ti		eceive interru					
	0 = Disables the set of the s	the EUSART1	receive interru	upt				
bit 4	TX1IE: EUSA	RT1 Transmit	Interrupt Enat	ole bit				
	1 = Enables tl	he EUSART1 t	ransmit interr	upt				
	0 = Disables t	the EUSART1	transmit interr	rupt				
bit 3	SSP1IE: Mas	ter Synchronou	us Serial Port	1 Interrupt Ena	able bit			
	1 = Enables ti 0 = Disables t	he MSSP1 inte he MSSP1 inte	errupt errupt					
bit 2	CCP1IE: CCF	P1 Interrupt En	able bit					
	1 = Enables tl	he CCP1 interr	upt					
	0 = Disables t	the CCP1 inter	rupt					
bit 1	TMR2IE: TMF	R2 to PR2 Mate	ch Interrupt E	nable bit				
	1 = Enables t	he TMR2 to PF	R2 match inter	rrupt				
h it 0			R2 match inte	errupt				
DIT U			errupt Enable	DIT				
	$\perp = \Box ables ti0 = Disables t$	the TMR1 over	flow interrupt					
	2.000.000							

# REGISTER 9-9: PIE1: PERIPHERAL INTERRUPT ENABLE (FLAG) REGISTER 1

# TABLE 10-11: PORTD I/O SUMMARY

Pin Name	Function	TRIS Setting	ANSEL setting	Pin Type	Buffer Type	Description
RD0/SCK2/SCL2/AN20	RD0	0	0	0	DIG	LATD<0> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<0> data input; disabled when analog input enabled.
	SCK2	0	0	0	DIG	MSSP2 SPI Clock output.
		1	0	1	ST	MSSP2 SPI Clock input.
	SCL2	0	0	0	DIG	MSSP2 I <sup>2</sup> C Clock output.
		1	0	I	l <sup>2</sup> C	MSSP2 I <sup>2</sup> C Clock input.
	AN20	1	1	I	AN	Analog input 20.
RD1/CCP4/SDI2/SDA2/	RD1	0	0	0	DIG	LATD<1> data output; not affected by analog input.
AN21		1	0	I	ST	PORTD<1> data input; disabled when analog input enabled.
	CCP4	0	0	0	DIG	Compare 4 output/PWM 4 output.
		1	0	-	ST	Capture 4 input.
	SDI2	1	0	-	ST	MSSP2 SPI data input.
	SDA2	0	0	0	DIG	MSSP2 I <sup>2</sup> C data output.
		1	0	-	l <sup>2</sup> C	MSSP2 I <sup>2</sup> C data input.
	AN21	1	1	Ι	AN	Analog input 21.
RD2/P2B/AN22	RD2	0	0	0	DIG	LATD<2> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<2> data input; disabled when analog input enabled.
	P2B <sup>(1)</sup>	0	0	0	DIG	Enhanced CCP2 PWM output 2.
	AN22	1	1	-	AN	Analog input 22.
RD3/P2C/SS2/AN23	RD3	0	0	0	DIG	LATD<3> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<3> data input; disabled when analog input enabled.
	P2C	0	0	0	DIG	Enhanced CCP2 PWM output 4.
	SS2	1	0	Ι	TTL	MSSP2 SPI slave select input.
	AN23	1	1	I	AN	Analog input 23.
RD4/P2D/SDO2/AN24	RD4	0	0	0	DIG	LATD<4> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<4> data input; disabled when analog input enabled.
	P2D	0	0	0	DIG	Enhanced CCP2 PWM output 3.
	SDO2	0	0	0	DIG	MSSP2 SPI data output.
	AN24	1	1	-	AN	Analog input 24.
RD5/P1B/AN25	RD5	0	0	0	DIG	LATD<5> data output; not affected by analog input.
		1	0	Ι	ST	PORTD<5> data input; disabled when analog input enabled.
	P1B	0	0	0	DIG	Enhanced CCP1 PWM output 2.
	AN25	1	1	I	AN	Analog input 25.

**Legend:** AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C$  = Schmitt Trigger input with  $I^2C$ .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

# TABLE 10-14: PORTE I/O SUMMARY

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RE0/P3A/CCP3/AN5	RE0	0	0	0	DIG	LATE<0> data output; not affected by analog input.
		1	0	I	ST	PORTE<0> data input; disabled when analog input enabled.
	P3A <sup>(1)</sup>	0	0	0	DIG	Enhanced CCP3 PWM output.
	CCP3 <sup>(1)</sup>	0	0	0	DIG	Compare 3 output/PWM 3 output.
		1	0	Ι	ST	Capture 3 input.
	AN5	1	1	I	AN	Analog input 5.
RE1/P3B/AN6	RE1	0	0	0	DIG	LATE<1> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<1> data input; disabled when analog input enabled.
	P3B	0	0	0	DIG	Enhanced CCP3 PWM output.
	AN6	1	1	-	AN	Analog input 6.
RE2/CCP5/AN7	RE2	0	0	0	DIG	LATE<2> data output; not affected by analog input.
		1	0	Ι	ST	PORTE<2> data input; disabled when analog input enabled.
	CCP5	0	0	0	DIG	Compare 5 output/PWM 5 output.
		1	0	-	ST	Capture 5 input.
	AN7	1	1	-	AN	Analog input 7.
RE3/VPP/MCLR	RE3	—	—	I	ST	PORTE<3> data input; enabled when Configuration bit MCLRE = 0.
	Vpp	_	—	Р	AN	Programming voltage input; always available
	MCLR			Ι	ST	Active-low Master Clear (device Reset) input; enabled when configuration bit MCLRE = 1.

Legend:AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS =<br/>CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels;  $I^2C$  = Schmitt Trigger input with  $I^2C$ .

**Note 1:** Alternate pin assignment for P3A/CCP3 when Configuration bit CCP3MX is clear.

FIGURE 12-7:	TIMER1/3/5 GATE SING	LE-PULSE AND TOGGLE COMBINED MODE
TMRxGE		
TxGPOL		
TxGSPM		
TxGTM		
TxGG <u>O/</u> DONE	<ul> <li>Set by software</li> <li>Counting enabled of the set of the</li></ul>	Cleared by hardware on falling edge of TxGVAL
TxG_IN	rising edge of TxG	
ТхСКІ		
TxGVAL		
TIMER1/3/5	Ν	<u>N + 1</u> <u>N + 2</u> <u>N + 3</u> <u>N + 4</u>
TMRxGIF	Cleared by software	Set by hardware on falling edge of TxGVAL

# 12.12 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer1 (TMR1MD), Timer3 (TMR3MD) and Timer5 (TMR5MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

## 15.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDAx from a high-to -low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 15-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the  $I^2C$  specification that states no bus collision can occur on a Start.

#### 15.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from a low-to-high state while the SCLx line is high.

**Note:** At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

### 15.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 15-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

#### 15.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

# FIGURE 15-12: I<sup>2</sup>C START AND STOP CONDITIONS







# 16.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTAx register. The Break character transmission is then initiated by a write to the TXREGx. The value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTAx register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 16-9 for the timing of the Break character sequence.

#### 16.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

### 16.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTAx register and the Received data as indicated by RCREGx. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCxIF bit is set
- FERR bit is set
- RCREGx = 00h

The second method uses the Auto-Wake-up feature described in **Section 16.4.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCONx register before placing the EUSART in Sleep mode.

#### Write to TXREGx Dummy Write **BRG** Output (Shift Clock) TXx/CKx (pin) Start bit bit 0 bit 1 bit 1' Stop bit Break TXxIF bit (Transmit interrupt Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

#### FIGURE 16-9: SEND BREAK CHARACTER SEQUENCE

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADFM	—		ACQT<2:0>			ADCS<2:0>		
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable	oit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	<b>ADFM:</b> A/D C 1 = Right justi 0 = Left justifi	Conversion Res ified ied	ult Format Se	lect bit				
bit 6	Unimplemen	ted: Read as '	כי					
bit 5-3	ACQT<2:0>: holding capac conversions b 000 = 0 <sup>(1)</sup> 001 = 2 TAD 010 = 4 TAD 011 = 6 TAD 100 = 8 TAD 101 = 12 TAD 110 = 16 TAD 111 = 20 TAD	A/D Acquisitior citor remains co begins.	n time select to onnected to A	bits. Acquisition /D channel from	time is the du	ration <u>that th</u> e A e GO/DONE bit	/D charge is set until	
Dit 2-0	ADCS<2:0>: A/D Conversion Clock Select bits 000 = Fosc/2 001 = Fosc/8 010 = Fosc/32 011 = FRc <sup>(1)</sup> (clock derived from a dedicated internal oscillator = 600 kHz nominal) 100 = Fosc/4 101 = Fosc/16 110 = Fosc/64 111 = FRc <sup>(1)</sup> (clock derived from a dedicated internal oscillator = 600 kHz nominal)							
Note 1:	When the A/D cloc cycle after the GO	c <u>k sourc</u> e is sel /DONE bit is se	ected as FRC et to allow the	then the start o	f conversion is ion to be exec	s delayed by one uted.	e instruction	

### REGISTER 17-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented	C = Clearable	e only bit
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
hit 7		atch Perinher	al Sat Enable h				
	1 = SRIpins	status sets SR	atch	Л			
	0 = SRI pin s	status has no e	ffect on SR late	ch			
bit 6	SRSCKE: SF	R Latch Set Clo	ck Enable bit				
	1 = Set input	of SR latch is	pulsed with DI	VSRCLK			
	0 = Set input	of SR latch is	not pulsed with	n DIVSRCLK			
bit 5	SRSC2E: SR	Latch C2 Set	Enable bit				
	1 = C2 Comp	parator output s	sets SR latch	n SR latch			
bit 4	SRSC1E: SR	Latch C1 Set	Enable hit				
Sit 1	1 = C1 Com	parator output	sets SR latch				
	0 = C1 Comp	parator output h	nas no effect o	n SR latch			
bit 3	SRRPE: SR I	Latch Periphera	al Reset Enable	e bit			
	1 = SRI pin r	esets SR latch					
	0 = SRI pin h	nas no effect or	n SR latch				
bit 2	SRRCKE: SF	R Latch Reset (	Clock Enable b	it			
	1 = Reset inp 0 = Reset inp	out of SR latch	is pulsed with is not pulsed v	DIVSRCLK vith DIVSRCL	<		
bit 1	SRRC2E: SR	Latch C2 Res	et Enable bit				
	1 = C2 Com	parator output i	esets SR latch	n			
	0 = C2 Com	parator output h	nas no effect o	n SR latch			
bit 0	SRRC1E: SR	Latch C1 Res	et Enable bit				
	1 = C1 Comp	parator output r	esets SR latch				
	0 = C1 Comp	parator output h	has no effect of	n SR latch			

### REGISTER 20-2: SRCON1: SR LATCH CONTROL REGISTER 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
SRCON0	SRLEN	SRCLK<2:0>			SRQEN	SRNQEN	SRPS	SRPR	329
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	330
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	151
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	152

# TABLE 20-2: REGISTERS ASSOCIATED WITH THE SR LATCH

Legend: Shaded bits are not used with this module.

CPF	SGT	Compare	Compare f with W, skip if f > W						
Synta	ax:	CPFSGT	f {,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$						
Oper	ation:	(f) – (W), skip if (f) > ( (unsigned c	(W) comparison)						
Statu	is Affected:	None	None						
Enco	oding:	0110	0110 010a ffff ffff						
Description:       Compares the contents of data memo location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selecte If 'a' is '1', the BSR is used to select th GPR bank.         If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.									
Word	ls:	1							
Cycle	es:	1(2) <b>Note:</b> 3 cy by a	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.						
QU		02	03	04					
	Decode	Read	Process	No					
		register 'f'	Data	operation					
lf sk	ip:								
	Q1	Q2	Q3	Q4					
	No	No	No	No					
lfek	in and follower	d by 2-word in	operation:	operation					
11 010	Q1	02	03	04					
	No	No	No	No					
	operation	operation	operation	operation					
	No	No	No	No					
	operation	operation	operation	operation					
<u>Exan</u>	nple:	HERE NGREATER GREATER	HERE CPFSGT REG, 0 NGREATER : GREATER :						
	Before Instruction								
	PC = Address (HERE)								
	W	= ?							
	After Instruction	n							
	If REG PC	> W; = Ad	dress (GREAT	FER)					

CPFSLT	Compare	Compare f with W, skip if f < W						
Syntax:	CPFSLT f	{,a}						
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	(f) – (W), skip if (f) < (unsigned c	(W) comparison)						
Status Affected:	None							
Encoding:	0110	000a ffi	ff ffff					
Description:	Compares t location 'f' t performing If the conter contents of instruction i executed in 2-cycle inst If 'a' is '0', t If 'a' is '1', tl GPR bank.	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the						
Words:	1							
Cycles:	1(2) Note: 3 c by	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.						
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	Read	Process	No					
lf skip:	register i	Data	operation					
Q1	Q2	Q3	Q4					
No	No	No	No					
operation	operation	operation	operation					
If skip and followe	d by 2-word in	struction:	_					
Q1	Q2	Q3	Q4					
NO operation	NO operation	NO operation	NO operation					
No	No	No	No					
operation	operation	operation	operation					
Example:	HERE ( NLESS LESS	CPFSLT REG, :	1					
Before Instruc	ction							
PC	= Ad	dress (HERE	)					
After Instructi	e ? on							
If REG	< W;							
PC	= Ad	dress (LESS	)					
If REG	≥ W;	≥ W;						
PC	= Ad	= Address (NLESS)						

If REG

PC

≤ W;

= Address (NGREATER)

тѕт	FSZ	Test f, ski	Test f, skip if 0						
Synta	ax:	TSTFSZ f {	TSTFSZ f {,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ a  \in  [0,1] \end{array}$						
Oper	ation:	skip if f = 0							
Statu	is Affected:	None							
Enco	oding:	0110	011a fff	f ffff					
Description:       If 'f' = 0, the next instruction fetce         during the current instruction exis       is discarded and a NOP is execut         making this a 2-cycle instruction       If 'a' is '0', the Access Bank is set         If 'a' is '1', the BSR is used to se       GPR bank.         If 'a' is '0' and the extended instruction op       in Indexed Literal Offset Address         mode whenever f ≤ 95 (5Fh). Se       Section 25.2.3 "Byte-Oriented         Bit-Oriented Instructions in In       Literal Offset Mode" for details									
Word	ls:	1	1						
Cycle	es:	1(2) <b>Note:</b> 3 cy by a	1(2) <b>Note:</b> 3 cycles if skip and followed by a 2-word instruction.						
QC	ycle Activity:								
	Q1	Q2	Q3	Q4					
	Decode	Read	Process	No					
lf ck	in:	register 'f'	Data	operation					
11 51	.ιρ. Ω1	02	03	04					
	No	No	No	No					
	operation	operation	operation	operation					
lf sk	ip and followed	d by 2-word in	struction:						
	Q1	Q2	Q3	Q4					
	No	No	No	No					
	operation	operation	operation	operation					
	N0 operation	N0 operation	N0 operation	N0 operation					
	operation	operation	operation	operation					
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :									
	Before Instruc	tion <u>–</u> Ad	dress (ਮੁਸ਼ੁਸ਼	)					
	After Instruction If CNT = 00h.								
	PC If CNT	= Ad ≠ 00	dress (ZERO h,	)					
	PC	= Ad	= Address (NZERO)						

XORLW	Exclusiv	Exclusive OR literal with W							
Syntax:	XORLW	XORLW k							
Operands:	$0 \le k \le 25$	5							
Operation:	(W) .XOR	$k \rightarrow W$							
Status Affected:	N, Z								
Encoding:	0000	1010	kkkk	kkkk					
Description:	The conte the 8-bit li in W.	ents of W iteral 'k'. T	are XOR he result	ed with is placed					
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read literal 'k'	Proce Data	ess V a	/rite to W					
Example:	XORLW	0AFh							
Before Instruc	ction								
W	= B5h								
After Instruction	on								

W	=	1Ah

# 26.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 26.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$				tated)				
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D100	Supply Current (IDD)(1),(2)	0.030	0.050	mA	-40°C to +125°C	Vdd = 1.8V	Fosc = 1 MHz		
D101		0.045	0.065	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, ECM source)		
D102		0.06	0.12	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 1 MHz		
D103		0.08	0.15	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode,		
D104		0.13	0.20	mA	-40°C to +125°C	VDD = 5.0V	Low source)		
D105		0.45	0.8	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 20 MHz		
D106		0.70	1.0	mA	-40°C to +125°C	VDD = 3.0V	( <b>PRI_IDLE</b> mode, ECH source)		
D107		0.55	0.8	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 20 MHz		
D108		0.75	1.0	mA	-40°C to +125°C	VDD = 3.0V	(PRI_IDLE mode,		
D109		0.90	1.2	mA	-40°C to +125°C	VDD = 5.0V			
D110		2.25	3.0	mA	-40°C to +125°C	Vdd = 3.0V	Fosc = 64 MHz ( <b>PRI_IDLE</b> mode, ECH source)		
D111		2.25	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 64 MHz		
D112		2.60	3.5	mA	-40°C to +125°C	VDD = 5.0V	( <b>PRI_IDLE</b> mode, ECH source)		
D113		0.35	0.6	mA	-40°C to +125°C	VDD = 1.8V	Fosc = 4 MHz		
D114		0.55	0.8	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal ( <b>PRI_IDLE</b> mode, ECM + PLL source)		
D115		0.45	0.6	mA	-40°C to +125°C	VDD = 2.3V	Fosc = 4 MHz		
D116		0.60	0.9	mA	-40°C to +125°C	VDD = 3.0V	16 MHz Internal		
D117		0.70	1.0	mA	-40°C to +125°C	VDD = 5.0V	ECM + PLL source)		
D118		2.2	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz 64 MHz Internal ( <b>PRI_IDLE</b> mode, ECH + PLL source)		
D119		2.2	3.0	mA	-40°C to +125°C	VDD = 3.0V	Fosc = 16 MHz		
D120		2.5	3.5	mA	-40°C to +125°C	VDD = 5.0V	64 MHz Internal ( <b>PRI_IDLE</b> mode, ECH + PLL source)		

# 27.6 DC Characteristics: Primary Idle Supply Current, PIC18(L)F2X/4XK22

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

MCLR = VDD;

OSC1 = external square wave, from rail-to-rail (PRI\_RUN and PRI\_IDLE only).





# FIGURE 27-10: BROWN-OUT RESET TIMING









# TABLE 27-19: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid	_	40	ns	
121	Tckrf	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	Tdtrf	Data Out Rise Time and Fall Time	_	20	ns	

# FIGURE 27-22: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



# TABLE 27-20: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (MASTER & SLAVE) Data Setup before CK $\downarrow$ (DT setup time)	10	_	ns	
126	TckL2dtl	Data Hold after CK $\downarrow$ (DT hold time)	15	_	ns	

# 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103D Sheet 1 of 2