

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

EXF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24k22-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Number				Buffor		
PDIP, SOIC	QFN, UQFN	Pin Name	Pin Type	Buffer Type	Description	
2	27	RA0/C12IN0-/AN0			·	
		RA0	I/O	TTL	Digital I/O.	
		C12IN0-	I	Analog	Comparators C1 and C2 inverting input.	
		ANO	I	Analog	Analog input 0.	
3	28	RA1/C12IN1-/AN1				
		RA1	I/O	TTL	Digital I/O.	
		C12IN1-	I	Analog	Comparators C1 and C2 inverting input.	
		AN1	I	Analog	Analog input 1.	
4	1	RA2/C2IN+/AN2/DACOUT/VREF-	-	-	-	
		RA2	I/O	TTL	Digital I/O.	
		C2IN+	I	Analog	Comparator C2 non-inverting input.	
		AN2	Ι	Analog	Analog input 2.	
		DACOUT	0	Analog	DAC Reference output.	
		Vref-	I	Analog	A/D reference voltage (low) input.	
5	2	RA3/C1IN+/AN3/VREF+				
		RA3	I/O	TTL	Digital I/O.	
		C1IN+	I	Analog	Comparator C1 non-inverting input.	
		AN3	I	Analog	Analog input 3.	
		VREF+	I	Analog	A/D reference voltage (high) input.	
6	3	RA4/CCP5/C1OUT/SRQ/T0CKI	1	n	r	
		RA4	I/O	ST	Digital I/O.	
		CCP5	I/O	ST	Capture 5 input/Compare 5 output/PWM 5 output.	
		C1OUT	0	CMOS	Comparator C1 output.	
		SRQ	0	TTL	SR latch Q output.	
		ТОСКІ	I	ST	Timer0 external clock input.	
7	4	RA5/C2OUT/SRNQ/SS1/HLVDIN/AN	4			
		RA5	I/O	TTL	Digital I/O.	
		C2OUT	0	CMOS	Comparator C2 output.	
		SRNQ	0	TTL	SR latch \overline{Q} output.	
		SS1	I	TTL	SPI slave select input (MSSP).	
		HLVDIN	I	Analog	High/Low-Voltage Detect input.	
		AN4	I	Analog	Analog input 4.	
10	7	RA6/CLKO/OSC2	1	I	1	
		RA6	I/O	TTL	Digital I/O.	
		CLKO	0		In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
		OSC2	0		Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	

TABLE 1-2.	PIC18/I)E2XK22 PINOLIT I/O DESCRIPTIONS
IADLE I-Z.	FIG10(L)FZAKZZ FINOUT I/O DESCRIFTIONS

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.



FIGURE 2-3: PLL_SELECT BLOCK DIAGRAM



TABLE 2-1: PLL_SELECT TRUTH TABLE

Primary Clock MUX Source	FOSC<3:0>	PLLCFG	PLLEN	PLL_Select
FOSC (any source)	0000-1111	0	0	0
OSC1/OSC2 (external source)	0000-0111	1	х	1
	1010-1111	0	1	1
INTOSC (internal source)	1000-1001	x	0	0
		x	1	1

2.6.1.1 OSCTUNE Register

The HFINTOSC/MFINTOSC oscillator circuits are factory calibrated but can be adjusted in software by writing to the TUN<5:0> bits of the OSCTUNE register (Register 2-3).

The default value of the TUN<5:0> is '000000'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC/MFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

The TUN<5:0> bits in OSCTUNE do not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block.

The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31.25 kHz frequency option is selected. This is covered in greater detail in **Section 2.2.3 "Low Frequency Selection"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, for all primary external clock sources and internal oscillator modes. However, the PLL is intended for operation with clock sources between 4 MHz and 16 MHz. For more details about the function of the PLLEN bit, see **Section 2.8.2 "PLL in HFIN-TOSC Modes"**

2.7 Register Definitions: Oscillator Tuning

REGISTER 2-3: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾			TUN	<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	INTSRC: Internal Oscillator Low-Frequency Source Select bit
	 1 = 31.25 kHz device clock derived from the MFINTOSC or HFINTOSC source 0 = 31.25 kHz device clock derived directly from LFINTOSC internal oscillator
bit 6	PLLEN: Frequency Multiplier 4xPLL for HFINTOSC Enable bit ⁽¹⁾ 1 = PLL enabled 0 = PLL disabled
bit 5-0	<pre>TUN<5:0>: Frequency Tuning bits – use to adjust MFINTOSC and HFINTOSC frequencies 011111 = Maximum frequency 011110 = ••• 000001 = 000000 = Oscillator module (HFINTOSC and MFINTOSC) are running at the factory calibrated frequency. 111111 = ••• 100000 = Minimum frequency</pre>

Note 1: The PLLEN bit is active for all the primary clock sources (internal or external) and is designed to operate with clock frequencies between 4 MHz and 16 MHz.

6.3.1 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.3.2 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations on the TBLPTR affect only the low-order 21 bits.

6.3.3 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory directly into the TABLAT register.

When a TBLWT is executed the byte in the TABLAT register is written, not to Flash memory but, to a holding register in preparation for a program memory write. The holding registers constitute a write block which varies depending on the device (see Table 6-1). The 3, 4, or 5 LSbs of the TBLPTRL register determine which specific address within the holding register block is written to. The MSBs of the Table Pointer have no effect during TBLWT operations.

When a program memory write is executed the entire holding register block is written to the Flash memory at the address determined by the MSbs of the TBLPTR. The 3, 4, or 5 LSBs are ignored during Flash memory writes. For more detail, see **Section 6.6** "**Writing to Flash Program Memory**".

When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



6.4 Reading the Flash Program Memory

The TBLRD instruction retrieves data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	—	—	—	CCP5IP	CCP4IP	CCP3IP
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-3	Unimplement	ted: Read as '	י'				
bit 2	CCP5IP: CCF	25 Interrupt Prie	ority bit				
	1 = High prior	rity					
	0 = Low prior	ity					
bit 1	CCP4IP: CCF	P4 Interrupt Prie	ority bit				
1 = High priority							
	0 = Low prior	ity					
bit 0	CCP3IP: CCP3 Interrupt Priority bit						
	1 = High prior	rity					
	0 = Low prior	ity					

REGISTER 9-17: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

REGISTER 9-18: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—	TMR6IP	TMR5IP	TMR4IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
bit 2	TMR6IP: TMR6 to PR6 Match Interrupt Priority bit
	1 = High priority0 = Low priority
bit 1	TMR5IP: TMR5 Overflow Interrupt Priority bit
	1 = High priority0 = Low priority
bit 0	TMR4IP: TMR4 to PR4 Match Interrupt Priority bit
	1 = High priority
	0 = Low priority

Dort bit	Port Function Priority by Port Pin								
Port bit	PORTA	PORTB	PORTC	PORTD ⁽²⁾	PORTE ⁽²⁾				
5	SRNQ	CCP3 ⁽³⁾	SDO1	P1B					
	C2OUT	P3A ⁽³⁾	RC5	RD5					
	RA5	P2B ⁽¹⁾⁽⁴⁾							
		RB5							
6	OSC2	PGC	TX1/CK1	TX2/CK2					
	CLKO	TX2/CK2 ⁽¹⁾	CCP3 ⁽¹⁾⁽⁷⁾	P1C					
	RA6	RB6	P3A(1)(7)	RD6					
		ICDCK	RC6						
7	RA7								
	OSC1	PGD	RX1/DT1	RX2/DT2					
	RA7	RX2/DT2 ⁽¹⁾	P3B ⁽¹⁾	P1D					
		RB7	RC7	RD7					
		ICDDT							

TABLE 10-4: PORT PIN FUNCTION PRIORITY (CONTINUED)

Note 1: PIC18(L)F2XK22 devices.

2: PIC18(L)F4XK22 devices.

3: Function default pin.

4: Function default pin (28-pin devices).

5: Function default pin (40/44-pin devices).

6: Function alternate pin.

7: Function alternate pin (28-pin devices).

8: Function alternate pin (40/44-pin devices)

Pin	Function	TRIS Setting	ANSEL Setting	Pin Type	Buffer Type	Description
RB6/KBI2/PGC	RB6	0		0	DIG	LATB<6> data output; not affected by analog input.
		1	_	Ι	TTL	PORTB<6> data input; disabled when analog input enabled.
	IOC2	1	_	I	TTL	Interrupt-on-change pin.
	TX2 ⁽³⁾	1	_	0	DIG	EUSART asynchronous transmit data output.
	CK2 ⁽³⁾	1	_	0	DIG	EUSART synchronous serial clock output.
		1	_	I	ST	EUSART synchronous serial clock input.
	PGC	x	_	I	ST	In-Circuit Debugger and ICSP [™] programming clock input.
RB7/KBI3/PGD	RB7	0		0	DIG	LATB<7> data output; not affected by analog input.
		1	—	Ι	TTL	PORTB<7> data input; disabled when analog input enabled.
	IOC3	1	—	I	TTL	Interrupt-on-change pin.
	RX2 ^{(2), (3)}	1	—	I	ST	EUSART asynchronous receive data input.
	DT2 ^{(2), (3)}	1		0	DIG	EUSART synchronous serial data output.
		1	_	I	ST	EUSART synchronous serial data input.
	PGD	x	—	0	DIG	In-Circuit Debugger and ICSP TM programming data output.
		x		I	ST	In-Circuit Debugger and ICSP [™] programming data input.

TABLE 10-5: PORTB I/O SUMMARY (CONTINUED)

Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I^2C = Schmitt Trigger input with I^2C .

Note 1: Default pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3 and CCP2 when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

3: Function on PORTD and PORTE for PIC18(L)F4XK22 devices.

14.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 14-9). This mode can be used for half-bridge applications, as shown in Figure 14-9, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in halfbridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 14.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

FIGURE 14-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



FIGURE 14-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



15.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCKx)
- Serial Data Out (SDOx)
- Serial Data In (SDIx)
- Slave Select (SSx)

Figure 15-1 shows the block diagram of the MSSPx module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 15-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 15-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDOx output pin which is connected to, and received by, the slave's SDIx input pin. The slave device transmits information out on its SDOx output pin, which is connected to, and received by, the master's SDIx input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that at the same time, the slave device is sending out the MSb from its shift register and the master device is reading this bit from that same line and saving it as the LSb of its shift register.

After 8 bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.

Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own. Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSPx consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full Detect bit, BF of the SSPxSTAT register, and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL of the SSPxCON1 register, will be

set. User software must clear the WCOL bit to allow the following write(s) to the SSPxBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF of the SSPxSTAT register, indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSPx interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.





18.8 Additional Comparator Features

There are four additional comparator features:

- Simultaneous read of comparator outputs
- Internal reference selection
- Hysteresis selection
- Output Synchronization

18.8.1 SIMULTANEOUS COMPARATOR OUTPUT READ

The MC1OUT and MC2OUT bits of the CM2CON1 register are mirror copies of both comparator outputs. The ability to read both outputs simultaneously from a single register eliminates the timing skew of reading separate registers.

Note 1:	Obtaining	the	status	of	C10UT	or	
	C2OUT by	read	ling CM	2CO	N1 does	not	
	affect the comparator interrupt mismatch						
	registers.						

18.8.2 INTERNAL REFERENCE SELECTION

There are two internal voltage references available to the non-inverting input of each comparator. One of these is the Fixed Voltage Reference (FVR) and the other is the variable Digital-to-Analog Converter (DAC). The CxRSEL bit of the CM2CON1 register determines which of these references is routed to the Comparator Voltage reference output (CxVREF). Further routing to the comparator is accomplished by the CxR bit of the CMxCON0 register. See **Section 21.0 "Fixed Voltage Reference (FVR)"** and Figure 18-2 for more detail.

18.8.3 COMPARATOR HYSTERESIS

Each Comparator has a selectable hysteresis feature. The hysteresis can be enabled by setting the CxHYS bit of the CM2CON1 register. See **Section 27.0 "Electrical Specifications"** for more details.

18.8.4 SYNCHRONIZING COMPARATOR OUTPUT TO TIMER1

The Comparator Cx output can be synchronized with Timer1 by setting the CxSYNC bit of the CM2CON1 register. When enabled, the Cx output is latched on the falling edge of the Timer1 source clock. To prevent a race condition when gating Timer1 clock with the comparator output, Timer1 increments on the rising edge of its clock source, and the falling edge latches the comparator output. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 12-1) for more information.

- Note 1: The comparator synchronized output should not be used to gate the external Timer1 clock when the Timer1 synchronizer is enabled.
 - 2: The Timer1 prescale should be set to 1:1 when synchronizing the comparator output as unexpected results may occur with other prescale values.

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—		WDT	PS<3:0>		WDTEI	N<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programma	ble bit	U = Unimpleme	ented bit, read as	0'	
-n = Value wh	en device is unprog	Irammed		x = Bit is unkno	wn		
bit 7-6	Unimplemente	ed: Read as '0'					
bit 5-2	WDTPS<3:0>:	Watchdog Timer	Postscale Selec	ct bits			
	1111 = 1:32,76	68					
	1110 = 1:16,3 8	34					
	1101 = 1:8,192	2					
	1100 = 1:4,096	6					
	1011 = 1:2,048	3					
	1010 = 1:1,024	1					
	1001 = 1:512						
	1000 = 1:256						
	0111 = 1:128						
	0110 = 1:64						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1.1						
bit 1-0	WDTEN<1:0>:	Watchdog Timer	Enable bits				
	11 = WDT ena	bled in hardware;	SWDTEN bit di	sabled			
	10 = WDI cont	trolled by the SWL	DIEN bit				
	01 = WDT ena	bled when device	is active, disab	led when device is	s in Sleep; SWDTI	EN bit disabled	
	00 = WDT disa	bled in hardware;	SWDTEN bit d	isabled			

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH

CPF	SGT	Compare	Compare f with W, skip if f > W					
Synta	ax:	CPFSGT	f {,a}					
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	$0 \le f \le 255$ $a \in [0,1]$					
Oper	ation:	(f) – (W), skip if (f) > ((unsigned c	(W) comparison)					
Statu	is Affected:	None						
Enco	oding:	0110	010a fff	f ffff				
Description: 0110 010a 1111 1 Description: Compares the contents of data metodication 'f' to the contents of the Wiperforming an unsigned subtraction if the contents of WREG, then the fetch instruction is discarded and a NOP executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is seled if 'a' is '1', the BSR is used to sele GPR bank. If 'a' is '0' and the extended instruction ope in Indexed Literal Offset Addressin mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented a Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				data memory of the W by ubtraction. eater than the the fetched and a NOP is this a hk is selected. d to select the ed instruction etion operates addressing Fh). See ented and s in Indexed details.				
Word	ls:	1						
Cycles: 1(2) Note: 3 cycles if skip and fo by a 2-word instructio				d followed ction.				
QU	Q1	02	03	Q4				
	Decode	Read	Process	No				
		register 'f'	Data	operation				
lf sk	ip:							
	Q1	Q2	Q3	Q4				
	NO	N0 operation	N0 operation	NO				
lf sk	in and follower	d by 2-word in	struction:	operation				
ii on	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exan</u>	nple:	HERE NGREATER GREATER	CPFSGT RE : :	G, 0				
	Before Instruc	tion						
	PC	= Ad	dress (HERE)				
	W	= ?						
	After Instruction							
	If REG > W; PC = Address (GREATER)							

CPFSLT Compare f with W, skip if f <							
Syntax:	CPFSLT 1	{,a}					
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Operation:	(f) – (W), skip if (f) < (unsigned c	(W) comparison)					
Status Affected:	None						
Encoding:	0110	000a ffi	ff ffff				
Description: Compares the contents of data me location 'f' to the contents of W by performing an unsigned subtraction If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOE executed instead, making this a 2-cycle instruction. If 'a' is '0', the Access Bank is sele If 'a' is '1', the BSR is used to sele GPR bank.							
Words:	1						
Cycles:	1(2) Note: 3 c by	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
Q Cycle Activity:							
Q1	Q2	Q3	Q4				
Decode	Read	Process	No				
lf skip:	register i	Data	operation				
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
If skip and followe	d by 2-word in	struction:	_				
Q1	Q2	Q3	Q4				
NO operation	NO operation	NO operation	NO operation				
No	No	No	No				
operation	operation	operation	operation				
Example:	HERE (NLESS LESS	CPFSLT REG, :	1				
Before Instruc	ction						
PC	= Ad	dress (HERE)				
After Instructi	on - :						
If REG	< W;						
PC	= Ad	dress (LESS)				
If REG	≥ W;	droop () TTTT	a.)				
PG	= Ad	UIESS (NLES:	5)				

If REG

PC

≤ W;

= Address (NGREATER)

IOR	LW	Inclusive	Inclusive OR literal with W					
Synta	ax:	IORLW k						
Oper	ands:	$0 \le k \le 255$						
Oper	ation:	(W) .OR. k	$\rightarrow W$					
Statu	s Affected:	N, Z						
Enco	ding:	0000	1001	kkk	k	kkkk		
Description:		The conten 8-bit literal	its of W a 'k'. The r	are OF esult i	Red v s pla	vith the ced in W.		
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q	3	Q4			
	Decode	Read literal 'k'	Proce Dat	rocess Data		ite to W		
Example:		IORLW	35h					
	Before Instruc	tion						
	W	= 9Ah						
	After Instruction	on						
	W	= BFh						

IORWF Inclusive OR W with f								
Syntax:	IORWF f	{,d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]						
Operation:	(W) .OR. (f)	\rightarrow dest						
Status Affected:	N, Z							
Encoding:	0001	0001 00da ffff ffff						
Description:	Inclusive O '0', the result is (default). If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente Literal Offs	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed						
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data	ss V a de	Vrite to stination				
Example:	IORWF RI	ESULT,	0, 1					

Example:

Before Instruction	

RESULT	=	13h
W	=	91h
After Instruction	n	
RESULT	=	13h
W	=	93h

TBL	RD	Table Read						
Synta	ax:	TBLRD (*;	*+; *-;	+*)				
Oper	ands:	None						
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) + 1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT; (TBLPTR) - 1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) + 1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT;						
Statu	s Affected:	None						
Enco	oding:	0000	000	00	0000)	10nn nn=0 * =1 *+ =2 *- =3 +*	
Description: This instruction is used to read the conte of Program Memory (P.M.). To address program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLF has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant I of Program Memory Word TBLPTR[0] = 1: Most Significant F of Program Memory Word The TBLRD instruction can modify the variant of TBLPTR as follows: • no change • post-increment • post-decrement				e contents dress the Table ints to . TBLPTR ificant Byte n Memory ficant Byte n Memory the value				
Word	ls:	1						
Cycle	es:	2						
QC	ycle Activity	/:					.	
1	Q1	Q2			Q3		Q4	
	Decode	No operatio	on	оре	No eration		No operation	

No operation (Read Program

Memory)

No

operation

No operation

(Write TABLAT)

Example1:	TBLRD	*+	;	
Before Instructio	n			
TABLAT			=	55h
	004356h	`	=	00A356h 34h
After Instruction	0070001	,	-	0-11
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Before Instruction				
TABLAT TBLPTR MEMORY ((01A357h))	= = =	AAh 01A357h 12h
MEMORY	01A358h)	=	34h
After Instruction				
TABLAT TBLPTR			=	34h 01A358h

No

operation













FIGURE 28-57: PIC18LF2X/4XK22 MAXIMIUM IDD: PRI_RUN EC with PLL





40-Lead UQFN (5x5x0.5 mm)



28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2