



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf24k22-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


- Two Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) modules:
 - Supports RS-485, RS-232 and LIN
 - RS-232 operation using internal oscillator
 - Auto-Wake-up on Break
 - Auto-Baud Detect


	<u> </u>																
Program Memory		Momony Momony R		Memory Nemory R		e)	MS	SP		r				-	er.		
Flash (Bytes)	# Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O ⁽¹⁾	10-bit A/D Channel	CCP	ECCP (Full-Bridg	ECCP (Half-Bridg	SPI	I ² C	EUSART	Comparato	CTMU	BOR/LVD	SR Latch	8-bit Time	16-bit Timer
8K	4096	512	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
16K	8192	768	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
32K	16384	1536	256	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
64k	32768	3896	1024	25	19	2	1	2	2	2	2	2	Y	Y	Y	3	4
8K	4096	512	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
16K	8192	768	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
32K	16384	1536	256	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
64k	32768	3896	1024	36	30	2	2	1	2	2	2	2	Y	Y	Y	3	4
	Mer 450 450 450 450 450 450 450 450	Memory ya post state g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g g	Memory Memory Harrow Name Harrow Name Harrow Name SK 4096 SK 4096 SK 4096 SK 16384 S2K 16384 SK 4096 S12 512 SK 32768 S400 512 16K 8192 16K 8192 16K 8192 32K 16384 32K 16384	Mewry Mewry bys bys bys g bys bys bys g bys bys bys bys g bys bys bys bys bys g bys bys bys bys bys bys g f 4096 512 256 16K 8192 768 256 64k 32768 3896 1024 8K 4096 512 256 16K 8192 768 256 16K 8192 768 256 32K 16384 1536 256	Me Me Me Marrian Marrian	Merry Merry Image: Strain of the strain of	Memory Memory Image: Stress of the stress o	Merrory Merrory Signation Si	Mewry Mewry K	Memory Memory Memory Nome Nom Nome Nome	$Me \rightarrow v$	Me = vrv $Me = vrv$ $Me = vrvv$ $Me = vrvvv$ $Me = vrvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv$	$Me = vrv$ $Me = vrv$ δ_{i}	Me = vv $Me = vv$ <	Me = vv $Me = vv$ <	Me = vrv $Me = vrv$ $Me = vrvv$ $Me = vrvvv$ $Me = vrvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv$	Me Me </td


TABLE 1: PIC18(L)F2X/4XK22 FAMILY TYPES

Note 1: One pin is input only.

2: Channel count includes internal FVR and DAC channels.







1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F23K22 PIC18LF23K22
- PIC18F24K22 PIC18LF24K22
- PIC18F25K22
 PIC18LF25K22
- PIC18F26K22 PIC18LF26K22
- PIC18F43K22 PIC18LF43K22
- PIC18F44K22 PIC18LF44K22
- PIC18F45K22 PIC18LF45K22
- PIC18F46K22 PIC18LF46K22

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Flash program memory. On top of these features, the PIC18(L)F2X/4XK22 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 XLP TECHNOLOGY

All of the devices in the PIC18(L)F2X/4XK22 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 27.0 "Electrical Specifications" for values.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18(L)F2X/4XK22 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which contains a 16 MHz HFINTOSC oscillator and a 31 kHz LFINTOSC oscillator, which together provide eight user selectable clock frequencies, from 31 kHz to 16 MHz. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both external and internal oscillator modes, which allows clock speeds of up to 64 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 64 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the LFINTOSC. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued operation or a safe application shutdown.
- **Two-Speed Start-up:** This option allows the internal oscillator to serve as the clock source from Power-on Reset, or Wake-up from Sleep mode, until the primary clock source is available.

dress F5Fh F5Eh F5Dh F5Ch F5Bh F58h F57h F58h F57h F56h F55h F54h F54h	Name CCPR3H CCPR3L CCP3CON PWM3CON ECCP3AS PSTR3CON CCPR4H CCPR4L CCPR4L CCPR5H CCPR5H CCPR5L CCP5CON
F5Eh F5Dh F5Ch F5Bh F58h F59h F58h F57h F56h F55h F55h F54h F53h	CCPR3L CCP3CON PWM3CON ECCP3AS PSTR3CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F5Dh F5Ch F5Bh F5Ah F59h F58h F57h F56h F55h F54h F53h	CCP3CON PWM3CON ECCP3AS PSTR3CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F5Ch F5Bh F5Ah F59h F58h F57h F56h F55h F54h F53h	PWM3CON ECCP3AS PSTR3CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F5Bh F5Ah F59h F58h F57h F56h F55h F55h F53h	ECCP3AS PSTR3CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F5Ah F59h F58h F57h F56h F55h F55h F53h	PSTR3CON CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F59h F58h F57h F56h F55h F54h F53h	CCPR4H CCPR4L CCP4CON CCPR5H CCPR5L
F58h F57h F56h F55h F54h F53h	CCPR4L CCP4CON CCPR5H CCPR5L
F57h F56h F55h F54h F53h	CCP4CON CCPR5H CCPR5L
F56h F55h F54h F53h	CCPR5H CCPR5L
F55h F54h F53h	CCPR5L
F54h F53h	
F53h	CCF5CON
	TMR4
EEDh	PR4
F52h F51h	T4CON
	T4CON TMR5H
	TMR5L
	T5CON
	T5GCON
	TMR6
	PR6
	T6CON
	CCPTMRS0
	CCPTMRS1
	SRCON0
	SRCON1
	CTMUCONH
	CTMUCONL
	CTMUICON
	VREFCON0
	VREFCON1
F40h	VREFCON2
F3Fh	PMD0
F3Eh	PMD1
F3Dh	PMD2
F3Ch	ANSELE
F3Bh	ANSELD
F3Ah	ANSELC
F39h	ANSELB
F38h	ANSELA
	F3Fh F3Eh F3Dh F3Ch F3Bh F3Ah F39h

TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18(L)F2X/4XK22 DEVICES

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: PIC18(L)F4XK22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0
bit 7 bit 0							
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at P	n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit$			nown
-							

REGISTER 10-4: ANSELB – PORTB ANALOG SELECT REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 ANSB<5:0>: RB<5:0> Analog Select bit 1 = Digital input buffer disabled 0 = Digital input buffer enabled

REGISTER 10-5: ANSELC – PORTC ANALOG SELECT REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0
ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 ANSC<7:2>: RC<7:2> Analog Select bit 1 = Digital input buffer disabled 0 = Digital input buffer enabled

bit 1-0 Unimplemented: Read as '0'

REGISTER 10-6: ANSELD – PORTD ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSD<7:0>: RD<7:0> Analog Select bit

1 = Digital input buffer disabled

0 = Digital input buffer enabled

14.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is selected (CCPxM<3:0> = 1011), and a match of the TMRxH:TMRxL and the CCPRxH:CCPRxL registers occurs, all CCPx and ECCPx modules will immediately:

- Set the CCP interrupt flag bit CCPxIF
- CCP5 will start an ADC conversion, if the ADC is enabled

On the next TimerX rising clock edge:

• A Reset of TimerX register pair occurs – TMRxH:TMRxL = 0x0000,

This Special Event Trigger mode does not:

- Assert control over the CCPx or ECCPx pins.
- Set the TMRxIF interrupt bit when the TMRxH:TMRxL register pair is reset. (TMRxIF gets set on a TimerX overflow.)

If the value of the CCPRxH:CCPRxL registers are modified when a match occurs, the user should be aware that the automatic reset of TimerX occurs on the next rising edge of the clock. Therefore, modifying the CCPRxH:CCPRxL registers before this reset occurs will allow the TimerX to continue without being reset, inadvertently resulting in the next event being advanced or delayed.

The Special Event Trigger mode allows the CCPRxH:CCPRxL register pair to effectively provide a 16-bit programmable period register for TimerX.

Register Bit 4 Name Bit 7 Bit 6 Bit 5 Bit 3 Bit 2 Bit 1 Bit 0 on Page CCP1CON P1M<1:0> DC1B<1.0>CCP1M<3:0> 198 P2M<1:0> CCP2CON DC2B<1.0> CCP2M<3:0> 198 CCP3CON P3M<1:0> DC3B<1:0> CCP3M<3:0> 198 CCP4CON DC4B<1:0> CCP4M<3:0> 198 CCP5CON CCP5M<3:0> DC5B<1:0> 198 CCPR1H Capture/Compare/PWM Register 1 High Byte (MSB) CCPR1L Capture/Compare/PWM Register 1 Low Byte (LSB) CCPR2H Capture/Compare/PWM Register 2 High Byte (MSB) ____ CCPR2L Capture/Compare/PWM Register 2 Low Byte (LSB) _ CCPR3H Capture/Compare/PWM Register 3 High Byte (MSB) _ CCPR3L Capture/Compare/PWM Register 3 Low Byte (LSB) CCPR4H Capture/Compare/PWM Register 4 High Byte (MSB) ____ CCPR4L Capture/Compare/PWM Register 4 Low Byte (LSB) CCPR5H Capture/Compare/PWM Register 5 High Byte (MSB) ____ CCPR5L Capture/Compare/PWM Register 5 Low Byte (LSB) CCPTMRS0 C3TSEL<1:0> C2TSEL<1:0> C1TSEL<1:0> _____ 201 CCPTMRS1 C5TSEL<1:0> C4TSEL<1:0> 201 INTCON RBIE TMR0IF **INTOIF GIE/GIEH** PEIE/GIEL TMR0IE **INTOIE** RBIF 109 IPR1 ADIP RC1IP TX1IP SSP1IP CCP1IP TMR2IP TMR1IP 121

TABLE 14-5: REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded bits are not used by Compare mode.

Note 1: These registers/bits are available on PIC18(L)F4XK22 devices.

14.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

14.4.7 START-UP CONSIDERATIONS


When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.


The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIR1, PIR2 or PIR5 register being set as the second PWM period begins.

Note: When the microcontroller is released from Reset, all of the I/O pins are in the highimpedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).












FIGURE 15-20: I²C SLAVE, 10-BIT ADDRESS, RECEPTION (SEN = 1, AHEN = 0, DHEN = 0)

PIC18(L)F2X/4XK22

REGISTER 15-3: SSPxCON1: SSPx CONTROL REGISTER 1 (CONTINUED)

- bit 3-0
- SSPxM<3:0>: Synchronous Serial Port Mode Select bits
 - 0000 = SPI Master mode, clock = Fosc/4
 - 0001 = SPI Master mode, clock = Fosc/16 0010 = SPI Master mode, clock = Fosc/64
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0100 =SPI Slave mode, clock = SCKx pin, SSx pin control enabled
 - 0101 = SPI Slave mode, clock = SCKx pin, SSx pin control disabled, SSx can be used as I/O pin
 - $0110 = I^2C$ Slave mode, 7-bit address
 - $0111 = I^2C$ Slave mode, 10-bit address
 - $1000 = I^2C$ Master mode, clock = Fosc / (4 * (SSPxADD+1))⁽⁴⁾
 - 1001 = Reserved
 - 1010 = SPI Master mode, clock = Fosc/(4 * (SSPxADD+1))
 - $1011 = I^2C$ firmware controlled Master mode (slave idle)
 - 1100 = Reserved
 - 1101 = Reserved
 - 1110 = I^2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled
 - 1111 = I^2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled
- Note 1: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
 - 2: When enabled, these pins must be properly configured as input or output.
 - 3: When enabled, the SDAx and SCLx pins must be configured as inputs.
 - 4: SSPxADD values of 0, 1 or 2 are not supported for I²C mode.

- 16.1.2.9 Asynchronous Reception Setup:
- Initialize the SPBRGHx:SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.4 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- 3. Enable the serial port by setting the SPEN bit and the RXx/DTx pin TRIS bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Set the DTRXP if inverted receive polarity is desired.
- 7. Enable reception by setting the CREN bit.
- 8. The RCxIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 9. Read the RCSTAx register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREGx register.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

16.1.2.10 9-bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx, SPBRGx register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 16.4 "EUSART Baud Rate Generator (BRG)").
- 2. Set the RXx/DTx and TXx/CKx TRIS controls to '1'.
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCxIE interrupt enable bit and set the GIE/GIEH and PEIE/GIEL bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Set the DTRXP if inverted receive polarity is desired.
- 8. Enable reception by setting the CREN bit.
- The RCxIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCxIE interrupt enable bit was also set.
- 10. Read the RCSTAx register to get the error flags. The ninth data bit will always be set.
- 11. Get the received eight Least Significant data bits from the receive buffer by reading the RCREGx register. Software determines if this is the device's address.
- 12. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 13. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

19.4 Measuring Capacitance with the CTMU

There are two separate methods of measuring capacitance with the CTMU. The first is the absolute method, in which the actual capacitance value is desired. The second is the relative method, in which the actual capacitance is not needed, rather an indication of a change in capacitance is required.

19.4.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 19.3 "Calibrating the CTMU Module"** should be followed. Capacitance measurements are then performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, *T*.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I * T)/V, where *I* is known from the current source measurement step (see **Section 19.3.1 "Current Source Calibration"**), *T* is a fixed delay and *V* is measured by performing an A/D conversion.
- 8. Subtract the stray and A/D capacitance (*C*OFFSET from **Section 19.3.2** "**Capacitance Calibration**") from *CTOTAL* to determine the measured capacitance.

19.4.2 RELATIVE CHARGE MEASUREMENT

An application may not require precise capacitance measurements. For example, when detecting a valid press of a capacitance-based switch, detecting a relative change of capacitance is of interest. In this type of application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter, etc. A larger voltage will be measured by the A/D Converter. When the switch is closed (or is touched), the total capacitance is larger due to the addition of the capacitances, and a smaller voltage will be measured by the A/D Converter.

Detecting capacitance changes is easily accomplished with the CTMU using these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. Note that in this case, no calibration of the current source or circuit capacitance measurement is needed. See Example 19-4 for a sample software routine for a capacitive touch switch.

21.3 Register Definitions: FVR Control

REGISTER	<u> 21-1: VREF</u>	CON0: FIXED		REFERENC	E CONTROL F	REGISTER	
R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0
FVREN	FVRST	FVRS	6<1:0>	—	—	—	—
bit 7		·					bit
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
u = Bit is ur	= Bit is unchanged $x = Bit$ is unknown				at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
bit 6	0 = Fixed V	ed Voltage Refe oltage Referenc oltage Referenc	e output is no	ot ready or not e	enabled		
bit 5-4	FVRS<1:0> 00 = Fixed \ 01 = Fixed \ 10 = Fixed \	: Fixed Voltage /oltage Referen /oltage Referen /oltage Referen /oltage Referen	Reference Se ce Peripheral ce Peripheral ce Peripheral	election bits output is off output is 1x (1, output is 2x (2,	.048V)(1)		
bit 3-2		Read as '0'. Mai	•	•			
bit 1-0	Unimpleme	nted: Read as '	0'.				
Note 1.	Fixed Voltage B						

REGISTER 21-1: VREFCON0: FIXED VOLTAGE REFERENCE CONTROL REGISTER


Note 1: Fixed Voltage Reference output cannot exceed VDD.

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS<1:0>		_				332

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the FVR module.

FIGURE 22-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM







IOR	LW	Inclusive	Inclusive OR literal with W							
Synta	ax:	IORLW k	IORLW k							
Oper	ands:	$0 \le k \le 255$	$0 \le k \le 255$							
Oper	ation:	(W) .OR. k	(W) .OR. $k \rightarrow W$							
Statu	is Affected:	N, Z								
Encoding:		0000	1001	kkkk	k kkkk					
Desc	ription:	The conten 8-bit literal			ed with the placed in W.					
Word	ls:	1								
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read literal 'k'	Proce Data		Write to W					
<u>Exar</u>	•	IORLW	35h							
	Before Instruc									
	W After Instructio	= 9Ah on								
	W	= BFh								

			00 W						
IOR	WF	Inclusive	ORW	with f					
Synta	ax:	IORWF	f {,d {,a}}						
Oper	ands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]							
Oper	ation:	(W) .OR. (1	(W) .OR. (f) \rightarrow dest						
Statu	s Affected:	N, Z							
Enco	ding:	0001	00da	ffff	ffff				
Desc	ription:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Word	ls:	1							
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	8	Q4				
	Decode	Read register 'f'	Proce Dat		Vrite to stination				
<u>Exan</u>	nple:	IORWF F	ESULT,	0, 1					

Before Instruction	

RESULT	=	13h
W	=	91h
After Instruction	n	
RESULT	=	13h
W	=	93h

SUBWFB	Su	btract	W from f wit	h Borrow
Syntax:	SU	IBWFB	f {,d {,a}}	
Operands:	0 ≤	f ≤ 255		
		[0,1]		
		[0,1]	_	
Operation:	(f) ·	- (W) - ($(\overline{C}) \rightarrow dest$	
Status Affected:	N,	OV, C, E	DC, Z	
Encoding:	(0101	10da fff	f fff
Description: Words:	(bc me sto sto If 'a GP If 'a set in I mo Se	nrrow) fro ent methor red in W red back a' is '0', t a' is '1', t PR bank. a' is '0' a t is enabl ndexed de wher ction 25 -Oriente	and the CARF om register 'f' (2 od). If 'd' is '0', '. If 'd' is '1', the k in register 'f' (he Access Bar he BSR is used and the extended led, this instruct Literal Offset A never $f \le 95$ (5F .2.3 "Byte-Ori ed Instructions set Mode" for	2's comple- the result is default). It is selected. It is selected. It is select the ed instruction operates addressing Fh). See ented and s in Indexed
	-			
Cycles:	1			
Q Cycle Activity: Q1		Q2	Q3	Q4
Decode	F	Read	Process	Write to
		gister 'f'	Data	destination
Example 1:	S	UBWFB	REG, 1, 0	
Before Instruc	tion			
REG W C	= = =	19h 0Dh 1	(0001 10) (0000 11)	
After Instructic REG W C Z	n = = =	0Ch 0Dh 1 0	(0000 11) (0000 11)	
N	=	Ō	; result is p	ositive
Example 2:		UBWFB	REG, 0, 0	
Before Instruc REG W C	tion = = =	1Bh 1Ah 0	(0001 10: (0001 10:	11) 10)
After Instructic REG W C	= =	1Bh 00h 1	(0001 103	11)
Z N	= = =	1 0	; result is ze	ero
Example 3:		UBWFB	REG, 1, 0	
Before Instruc REG W C	= = =	03h 0Eh 1		11) 10)
After Instructio REG	n =	F5h	(1111 01) ; [2's comp]	01)
W C	=	0Eh 0	(0000 11	
Z N	= =	0 1	; result is n	egative

SWAPF	Swap f			
Syntax:	SWAPF f	[d(a)]		
Operands:	0 < f < 255	,		
op of an add	d ∈ [0,1] a ∈ [0,1]			
Operation:	· · ·	(f<3:0>) → dest<7:4>, (f<7:4>) → dest<3:0>		
Status Affected:	None			
Encoding:	0011	10da	ffff	ffff
Mush	'f' are exch is placed in placed in r If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 2 Bit-Orient Literal Off	n W. If 'd' egister 'f' the Acces the BSR i and the e: oled, this i Literal O never $f \leq$ 5.2.3 ''By ed Instru	is '1', the (default). ss Bank is is used to xtended in instruction ffset Addre 95 (5Fh). te-Oriente ictions in	result is selected. select the struction operates essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	3	Q4

			-
Decode	Read	Process	Write to
	register 'f'	Data	destination

REG, 1, 0

Example:

SWAPF

Before Instruction REG = 53h After Instruction REG = 35h

TBL	RD	Table Rea	d				
Synta	ax:	TBLRD (*; *	*+; *-;	+*)			
Oper	ands:	None					
Oper	ation:	if TBLRD *, (Prog Mem TBLPTR - 1 if TBLRD *+ (Prog Mem (TBLPTR) + if TBLRD *-, (Prog Mem (TBLPTR) - if TBLRD +* (TBLPTR) + (Prog Mem	No Ch (TBLF $1 \rightarrow$ (TBLF $1 \rightarrow$ $1 \rightarrow$	ange PTR) TBLI PTR) TBLI TBLI) → TAE PTR;) → TAE PTR; PTR;	BLA BLA	т; т;
Statu	s Affected:	None					
Enco	ding:	0000	000	00	0000)	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruct of Program program me Pointer (TBI The TBLPT each byte in has a 2-Mby TBLPT TBLPT TBLPT TBLPT The TBLRD of TBLPTR • no chang • post-incref	Memory, PTR) R (a 2 the p /te add R[0] = R[0] = instruct as foll e ement rement	ory (F a po i is u 1-bit rogra dres: 0: 1: 1: ction ows:	P.M.). To binter ca sed. pointer am mem s range. Least S of Prog Word Most S of Prog Word can mo) ad Illec) pc nory Sign ran igni	dress the I Table bints to r. TBLPTR ificant Byte n Memory ficant Byte n Memory
Word	ls:	1					
Cycle		2					
	ycle Activity						
20	Q1	Q2			Q3		Q4
	Decode	No operatio	on	оре	No eration		No operation
		1					

No operation (Read Program

Memory)

No

operation

No operation


(Write TABLAT)

TBLRD	Table Read	(Continued)
-------	------------	-------------


Example1:	TBLRD *+	+ ;	
Before Instruction	n		
TABLAT		=	55h
TBLPTR MEMORY	(00A356h)	=	00A356h 34h
After Instruction	(,		•
TABLAT		=	34h
TBLPTR		=	00A357h
Example2:	TBLRD +*	* ;	
Examples.		'	
Before Instruction	102100	,	
Before Instructio	102100	=	AAh
Before Instruction TABLAT TBLPTR	on .	=	01A357h
Before Instructio	(01A357h)	=	
Before Instruction TABLAT TBLPTR MEMORY MEMORY After Instruction	(01A357h)	= = =	01A357h 12h 34h
Before Instruction TABLAT TBLPTR MEMORY MEMORY	(01A357h)	= = =	01A357h 12h

No


operation









© 2010-2016 Microchip Technology Inc.











VDD (V)











© 2010-2016 Microchip Technology Inc.







© 2010-2016 Microchip Technology Inc.