



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	48MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26k22-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Other Special Features

- Memory Endurance: The Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 10K for program memory and 100K for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18(L)F2X/ 4XK22 family introduces an optional extension to the PIC18 instruction set, which adds eight new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP module: In PWM mode, this module provides one, two or four modulated outputs for controlling half-bridge and full-bridge drivers. Other features include:
 - Auto-Shutdown, for disabling PWM outputs on interrupt or other select conditions
 - Auto-Restart, to reactivate outputs once the condition has cleared
 - Output steering to selectively enable one or more of four outputs to provide the PWM signal.
- Enhanced Addressable EUSART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit postscaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 27.0 "Electrical Specifications" for time-out periods.
- Charge Time Measurement Unit (CTMU)
- SR Latch Output:

1.3 Details on Individual Family Members

Devices in the PIC18(L)F2X/4XK22 family are available in 28-pin and 40/44-pin packages. The block diagram for the device family is shown in Figure 1-1.

The devices have the following differences:

- 1. Flash program memory
- 2. Data Memory SRAM
- 3. Data Memory EEPROM
- 4. A/D channels
- 5. I/O ports
- 6. ECCP modules (Full/Half Bridge)
- 7. Input Voltage Range/Power Consumption

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in the pin summary tables: Table 2 and Table 3, and I/O description tables: Table 1-2 and Table 1-3.

TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

				Pin	Buffer	Description
TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description
37	37	33	RC3/SCK1/SCL1/AN15			
			RC3	I/O	ST	Digital I/O.
			SCK1	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP).
			SCL1	I/O	ST	Synchronous serial clock input/output for I ² C mode (MSSP).
			AN15	I	Analog	Analog input 15.
42	42	38	RC4/SDI1/SDA1/AN16			
			RC4	I/O	ST	Digital I/O.
			SDI1	I	ST	SPI data in (MSSP).
			SDA1	I/O	ST	I ² C data I/O (MSSP).
			AN16	I	Analog	Analog input 16.
43	43	39	RC5/SDO1/AN17			
			RC5	I/O	ST	Digital I/O.
			SDO1	0		SPI data out (MSSP).
			AN17	I	Analog	Analog input 17.
44	44	40	RC6/TX1/CK1/AN18			
			RC6	I/O	ST	Digital I/O.
			TX1	0		EUSART asynchronous transmit.
			CK1	I/O	ST	EUSART synchronous clock (see related RXx/ DTx).
			AN18	I	Analog	Analog input 18.
1	1	1	RC7/RX1/DT1/AN19			
			RC7	I/O	ST	Digital I/O.
			RX1	I	ST	EUSART asynchronous receive.
			DT1	I/O	ST	EUSART synchronous data (see related TXx/ CKx).
			AN19	I	Analog	Analog input 19.
38	38	34	RD0/SCK2/SCL2/AN20			
			RD0	I/O	ST	Digital I/O.
			SCK2	I/O	ST	Synchronous serial clock input/output for SPI mode (MSSP).
			SCL2	I/O	ST	Synchronous serial clock input/output for I ² C mode (MSSP).
			AN20	I	Analog	Analog input 20.
39	39	35	RD1/CCP4/SDI2/SDA2/AM	N21		
			RD1	I/O	ST	Digital I/O.
			CCP4	I/O	ST	Capture 4 input/Compare 4 output/PWM 4 output.
			SDI2	I	ST	SPI data in (MSSP).
			SDA2	I/O	ST	I ² C data I/O (MSSP).
			AN21	I	Analog	Analog input 21.
	42 43 44 1 38 39	42 42 43 43 43 43 44 44 1 1 38 38 39 39	42 42 38 43 43 39 44 44 40 1 1 1 38 38 34 39 39 35	RC3 SCK1424238RC4/SDI1/SDA1/AN16424238RC4/SDI1/SDA1/AN16424238RC4/SDI1/SDA1/AN16424238RC4/SDI1/SDA1/AN16434339RC5/SDO1/AN17434339RC5/SDO1/AN17444340RC6/TX1/CK1/AN184440RC6/TX1/CK1/AN184440RC6/TX1/CK1/AN1811RC7/RX1/DT1/AN194440RC7/RX1/DT1/AN19383834RD0/SCK2/SCL2/AN20383834RD0/SCK2/SCL2/AN20393935RD1/CCP4/SDI2/SDA2/AN393935RD1/CCP4/SDI2/SDA2/AN393935RD1/CCP4/SDI2/SDA2/AN393935RD1/CCP4/SDI2/SDA2/AN393935RD1/CCP4/SDI2/SDA2/AN393935RD1/CCP4/SDI2/SDA2/AN	RC3I/OIRC3I/OSCK1I/OSCL1I/OAN15I424238RC4/SD11/SDA1/AN16424238RC4/SD11/SDA1/AN16424238RC4/SD11/SDA1/AN16434339RC5/SD01/AN17434339RC5/SD01/AN17444340RC5/SD01/AN17444440RC6/TX1/CK1/AN184440RC6/TX1/CK1/AN18411RC6/TX1/CK1/AN18421AN174343394440RC6/TX1/CK1/AN184440RC6/TX1/CK1/AN184440RC7/RX1/DT1/AN1945II46II47II48II49II40II41II42II43II44II45II46II47II48II49II49II49II40II41II42II43II44II44II45II46II47II </td <td>RC3I/OST VOST SCK1424238RC4/SD11/SDA1/AN16IAnalog424238RC4/SD11/SDA1/AN16IST SD11I424238RC4/SD11/SDA1/AN16IST SD11I434339RC5/SD01/AN17IAnalog434339RC5/SD01/AN17IAnalog444339RC5/SD01/AN17IAnalog444440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog45RC6/TX1/CK1/AN18IAnalogI46IRC7/RX1/DT1/AN19IAnalog383834RD0/SCK2/SCL2/AN2UI</td>	RC3I/OST VOST SCK1424238RC4/SD11/SDA1/AN16IAnalog424238RC4/SD11/SDA1/AN16IST SD11I424238RC4/SD11/SDA1/AN16IST SD11I434339RC5/SD01/AN17IAnalog434339RC5/SD01/AN17IAnalog444339RC5/SD01/AN17IAnalog444440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog4440RC6/TX1/CK1/AN18IAnalog45RC6/TX1/CK1/AN18IAnalogI46IRC7/RX1/DT1/AN19IAnalog383834RD0/SCK2/SCL2/AN2UI

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.

TABLE	5-2: RI	EGISTER	FILE SUN		OR PIC18	(L)F2X/47	(K22 DEV	ICES (CO	NIINUEL)
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	<u>Value on</u> POR, BOR
FA2h	IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	1111 1111
FA1h	PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	0000 0000
FA0h	PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	0000 0000
F9Fh	IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	-111 1111
F9Eh	PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	-000 0000
F9Dh	PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	-000 0000
F9Ch	HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN		HLVDL	<3:0>		0000 0000
F9Bh	OSCTUNE	INTSRC	PLLEN			TUN	<5:0>			00xx xxxx
F96h	TRISE	WPUE3	_	_	_	_	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	1111
F95h	TRISD ⁽¹⁾	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111
F94h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111
F93h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111
F92h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111
F8Dh	LATE ⁽¹⁾	—	—	_	_	—	LATE2	LATE1	LATE0	xxx
F8Ch	LATD ⁽¹⁾	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx xxxx
F8Bh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx
F8Ah	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx xxxx
F89h	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx xxxx
	PORTE ⁽²⁾	_	_	_	_	RE3	_	_	_	x
F84h	PORTE ⁽¹⁾	_	_	_	_	RE3	RE2	RE1	RE0	x000
F83h	PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	0000 0000
F82h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000 00xx
F81h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxx0 0000
F80h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx0x 0000
F7Fh	IPR5	_	_	_	_	_	TMR6IP	TMR5IP	TMR4IP	111
F7Eh	PIR5	_	_	_	_	_	TMR6IF	TMR5IF	TMR4IF	111
F7Dh	PIE5	_	_	_	_	_	TMR6IE	TMR5IE	TMR4IE	000
F7Ch	IPR4	_	_	_	_	_	CCP5IP	CCP4IP	CCP3IP	000
F7Bh	PIR4	_	_	_	_	_	CCP5IF	CCP4IF	CCP3IF	000
F7Ah	PIE4	_	_	_	_	_	CCP5IE	CCP4IE	CCP3IE	000
F79h	CM1CON0	C10N	C1OUT	C10E	C1POL	C1SP	C1R	C1CH	l<1:0>	0000 1000
F78h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	C2SP	C2R	C2CH	l<1:0>	0000 1000
F77h	CM2CON1	MC1OUT	MC2OUT	C1RSEL	C2RSEL	C1HYS	C2HYS	C1SYNC	C2SYNC	0000 0000
F76h	SPBRGH2		1	EUSAR	T2 Baud Rate	Generator, Hi				0000 0000
F75h	SPBRG2				T2 Baud Rate					0000 0000
F74h	RCREG2				T2 Receive Re		,			0000 0000
F73h	TXREG2				T2 Transmit R	0				0000 0000
F72h	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010
F71h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x
F70h	BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	_	WUE	ABDEN	01x0 0-00
F6Fh	SSP2BUF				Receive Buffer		ister			XXXX XXXX
F6Eh	SSP2ADD	SSP2 Add	dress Register			5	ad Register in	I ² C Master M	ode	0000 0000
F6Dh	SSP2STAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000
F6Ch	SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM			0000 0000
F6Bh	SSP2CON1	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000
F6Ah	SSP2CON2	JULIN	NONOTAI	NONDT	SSP1 MASK I	-		NOLIN	ULIN	1111 1111
F69h	SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000
Legend:					= value deper				DILIN	3000 0000

TABLE 5-2:	REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES (CONTINUED)
------------	---

 $\label{eq:legend: Legend: Legend: a generative state of the state of$

Note 1: PIC18(L)F4XK22 devices only.

2: PIC18(L)F2XK22 devices only.

3: PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only.

4: PIC18(L)F26K22 and PIC18(L)F46K22 devices only.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS		FREE	WRERR	WREN	WR	RD
bit 7							bit (
Legend:							
R = Readab		W = Writable					
	be set by softwar				mented bit, rea		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkı	nown
bit 7	EEPGD: Flas	sh Program or I	Data EEPRON	/ Memory Sele	ct bit		
		Flash program					
	0 = Access c	data EEPROM	memory				
bit 6		-		Configuration S	Select bit		
		Configuration re	-	0.1			
bit 5		Flash program		Ow memory			
bit 4	-	Row (Block) E		.i+			
		, ,			PTR on the ne	ext WR commar	nd
	(cleared	by completion					
	0 = Perform	•		(4)			
bit 3				Error Flag bit ⁽¹⁾			
		peration is pre	•	· ·	set during self-	timed programr	ning in norma
		e operation con		P4)			
bit 2	WREN: Flash	n Program/Data	a EEPROM W	rite Enable bit			
	1 = Allows w	rite cycles to F	lash program/	data EEPROM			
	0 = Inhibits v	vrite cycles to F	-lash program	/data EEPROM	1		
bit 1	WR: Write Co			_			
						ase cycle or writ e write is compl	
				ed) by software			CIC.
		cle to the EEPF			,		
bit 0	RD: Read Co						
						hardware. The F	
		ot cleared) by s t initiate an EE		it cannot de set	when EEPGD	= 1 or CFGS =	⊥.)
					· · · · · ·		
Note 1: W	When a WRERR	occurs, the EE	PGD and CFG	S bits are not	cleared. This a	llows tracing of	the

REGISTER 7-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

error condition.

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP	_	RBIP
bit 7	• •						bit
Legend:							
R = Readable		W = Writable		-	mented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 7		TB Pull-up Ena					
		FB pull-ups are		that the nin i	s an input and th	e correspondi	na WPLIB bit i
	set.				s an input and t	ie concoponali	
bit 6	INTEDG0: E>	kternal Interrup	t 0 Edge Sele	ct bit			
		on rising edge					
	-	on falling edge					
bit 5		kternal Interrup	t 1 Edge Sele	ct bit			
		on rising edge on falling edge					
bit 4	•	kternal Interrup		ot hit			
DIL 4		on rising edge	t z Euge Sele				
		on falling edge)				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TMROIP: TMI	R0 Overflow In	terrupt Priority	/ bit			
	1 = High prio	ority					
	0 = Low prior	rity					
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	RBIP: RB Po	rt Change Inte	rrupt Priority b	it			
	1 = High prio	2					
	0 = Low prior	P1+1/					

REGISTER 9-2: INTCON2: INTERRUPT CONTROL 2 REGISTER

Note:	Interrupt flag bits are set when an interrupt
	condition occurs, regardless of the state of
	its corresponding enable bit or the global
	enable bit. User software should ensure
	the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature
	allows for software polling.

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
oit 7	·						bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	Unimplemen	ted: Read as ')'				
bit 6	ADIP: A/D Co	onverter Interru	pt Priority bit				
	1 = High price						
-:	0 = Low prio	•					
bit 5		ART1 Receive	nterrupt Prior	ity Dit			
	1 = High pric 0 = Low prio						
bit 4	•	ART1 Transmit	nterrupt Prio	rity bit			
	1 = High pric	ority					
	0 = Low prio	rity					
bit 3		ster Synchronou	is Serial Port	1 Interrupt Pric	ority bit		
	1 = High pric						
bit 2	0 = Low prio	P1 Interrupt Pri	ority bit				
	1 = High price		JILY DI				
	0 = Low prio	•					
bit 1	TMR2IP: TM	R2 to PR2 Mate	h Interrupt P	riority bit			
	1 = High pric	•					
	0 = Low prio	•					
bit 0		R1 Overflow Int	errupt Priority	y bit			
	1 = High pric 0 = Low prio						
		iity					

REGISTER 9-14: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

13.6 Register Definitions: Timer2/4/6 Control

REGISTER 13-1: TxCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		TxOUTF	PS<3:0>		TMRxON	TxCKP	S<1:0>
bit 7							bit (
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	iown	-n/n = Value	at POR and BOR	/Value at all o	other Resets
'1' = Bit is s	set	'0' = Bit is clea	ared				
bit 7	Unimplem	nented: Read as '	`				
bit 6-3	-	<3:0>: TimerX Ou		ler Select bits			
		1 Postscaler					
	0001 = 1:2	2 Postscaler					
	0010 = 1:3	3 Postscaler					
		4 Postscaler					
		5 Postscaler					
		6 Postscaler					
		7 Postscaler 3 Postscaler					
		9 Postscaler					
		10 Postscaler					
		11 Postscaler					
	1011 = 1 :1	12 Postscaler					
	1100 = 1 :	13 Postscaler					
		14 Postscaler					
		15 Postscaler					
	1111 = 1 :1	16 Postscaler					
bit 2	TMRxON:	TimerX On bit					
	1 = Timer						
	0 = Timer	X is off					
bit 1-0	TxCKPS<	1:0>: Timer2-type	Clock Presc	ale Select bits			
	00 = Preso	caler is 1					
	01 = Preso	caler is 4					
	1x = Presc	polor in 16					

Register Definitions: ECCP Control 14.5

REGISTER 14-1: CCPxCON: STANDARD CCPx CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DCxB	<1:0>		CCPx	M<3:0>	
pit 7							bit
ogondi							
L egend: R = Readal	ble bit	W = Writable	hit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is ur		x = Bit is unkr		•	at POR and BO		other Reset
"1' = Bit is s	-	'0' = Bit is clea					
bit 7-6	Unused						
bit 5-4	DCxB<1:0:	>: PWM Duty Cyc	cle Least Sigr	nificant bits			
	<u>Capture mo</u> Unused	ode:					
	<u>Compare m</u> Unused	node:					
	PWM mode	<u>ə:</u>					
	These bits	are the two LSbs	of the PWM	duty cycle. The	eight MSbs are	found in CCP	RxL.
bit 3-0	CCPxM<3:	0>: ECCPx Mode	e Select bits				
		pture/Compare/P	WM off (rese	ts the module)			
	0001 = Re						
	0010 = Co 0011 = Re	mpare mode: tog served	gle output on	match			
		pture mode: ever		1			
		pture mode: ever					
		pture mode: ever					
	0111 = Ca	pture mode: ever	y 16th rising (edge			
	1000 = Co	mpare mode: set	output on co	mpare match (C	CPx pin is set,	CCPxIF is set)
		mpare mode: clea					
	CC	mpare mode: ge PxIF is set)			•		
	1011 = Co		rX (selected b	igger (CCPx pir by CxTSEL bits) ing A/D convers	is reset		
	11xx =: PV		1 10 00t, 5tart				
Note 1:	This feature is a	vailable on CCP5	5 only.				

Note 1: This feature is available on CCP5 only.

15.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 15-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set).


The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register.

This then, would give waveforms for SPI communication as shown in Figure 15-6, Figure 15-8, Figure 15-9 and Figure 15-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 15-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.





15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an I^2C slave in 10-bit Addressing mode (Figure 15-20) and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a <u>data</u> byte to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

15.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the I²C port to its Idle state (Figure 15-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the l^2C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.





16.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- · Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

FIGURE 16-1: EUSART TRANSMIT BLOCK DIAGRAM




17.1.7 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON2 register controls the output format.

Figure 17-2 shows the two output formats.

FIGURE 17-2: 10-BIT A/D CONVERSION RESULT FORMAT









FIGURE 17-6: ADC TRANSFER FUNCTION



19.3 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of this type of application would include a capacitive touch switch, in which the touch circuit has a baseline capacitance, and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place: the current source needs calibration to set it to a precise current, and the circuit being measured needs calibration to measure and/or nullify all other capacitance other than that to be measured.

19.3.1 CURRENT SOURCE CALIBRATION


The current source on the CTMU module is trimable. Therefore, for precise measurements, it is possible to measure and adjust this current source by placing a high precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 19-2. The current source measurement is performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue settling time delay.
- 5. Perform A/D conversion.
- 6. Calculate the current source current using I = V/RCAL, where RCAL is a high precision resistance and *V* is measured by performing an A/D conversion.

The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get an exact desired current. Alternatively, the nominal value without adjustment may be used; it may be stored by the software for use in all subsequent capacitive or time measurements.

To calculate the value for *RCAL*, the nominal current must be chosen, and then the resistance can be calculated. For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale, or 2.31V as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55 μ A, the resistor value needed is calculated as *RCAL* = 2.31V/0.55 μ A, for a value of 4.2 MΩ. Similarly, if the current source is chosen to be 5.5 μ A, *RCAL* would be 420,000Ω, and 42,000Ω if the current source is set to 55 μ A.

FIGURE 19-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. Keep in mind that if an exact current is chosen, that is to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL may also be adjusted to allow for available resistor values. RCAL should be of the highest precision available, keeping in mind the amount of precision needed for the circuit that the CTMU will be used to measure. A recommended minimum would be 0.1% tolerance.

The following examples show one typical method for performing a CTMU current calibration. Example 19-1 demonstrates how to initialize the A/D Converter and the CTMU; this routine is typical for applications using both modules. Example 19-2 demonstrates one method for the actual calibration routine.

ΒZ		Branch if	Zero	
Synta	ax:	BZ n		
Oper	ands:	-128 ≤ n ≤ ′	27	
Oper	ation:	if ZERO bit (PC) + 2 + 2		
Statu	is Affected:	None		
Enco	oding:	1110	0000 nnr	nn nnnn
Desc	ription:	will branch. The 2's con added to th have incren instruction,) bit is '1', ther nplement num e PC. Since th nented to fetch the new addre n. This instruct ruction.	ber '2n' is he PC will he the next hess will be
Word	ds:	1		
Cycle	es:	1(2)		
Q C If Ju	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation
lf No	o Jump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation
<u>Exan</u>	nple: Before Instruc PC After Instructic If ZERO PC If ZERO PC	= ad = 1; = ad = 0;	BZ Jump dress (HERE dress (Jump dress (HERE)

	Subrouti			
Syntax:	CALL k {,:	-		
Operands:	0 ≤ k ≤ 104 s ∈ [0,1]	8575		
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$):1>, , STATUS	S,	
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k ₁₉ kkk	k ₇ kkl kkkk	
				n address
	(PC + 4) is stack. If 's' BSR register respective STATUSS i update occ 20-bit value CALL is a	pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa	onto the W, STA so push registers S. If 's' ult). The ded into	e return TUS and hed into th s, WS, = 0 , no hen, the o PC<20:
Words:	(PC + 4) is stack. If 's' BSR registe respective STATUSS update occ 20-bit value	pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa	onto the W, STA so push registers S. If 's' ult). The ded into	e return TUS and hed into th s, WS, = 0 , no hen, the o PC<20:
Words: Cycles:	(PC + 4) is stack. If 's' BSR register respective STATUSS a update occ 20-bit value CALL is a	pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa	onto the W, STA so push registers S. If 's' ult). The ded into	e return TUS and hed into th s, WS, = 0 , no hen, the o PC<20:
	(PC + 4) is stack. If 's' BSR registr respective STATUSS i update occ 20-bit value CALL is a	pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa	onto the W, STA so push registers S. If 's' ult). The ded into	e return TUS and hed into th s, WS, = 0 , no hen, the o PC<20:
Cycles:	(PC + 4) is stack. If 's' BSR registr respective STATUSS i update occ 20-bit value CALL is a	pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa	onto the W, STA so push registers S. If 's' ult). Th ded into nstructio	e return TUS and hed into th s, WS, = 0 , no hen, the o PC<20:
Cycles: Q Cycle Activity:	(PC + 4) is stack. If 's' BSR registr respective STATUSS i update occ 20-bit value CALL is a 2 2	pushed (= 1, the ¹) ers are al shadow r and BSR urs (defa 9 'k' is loa 2-cycle ir	onto the W, STA so push registers S. If 's' ult). Th ded into astructio	e return TUS and hed into th s, WS, = 0, no en, the o PC<20: on.
Cycles: Q Cycle Activity: Q1 Decode No	(PC + 4) is stack. If 's' BSR registr respective STATUSS i update occ 20-bit value CALL is a 2 2 Q2 Read literal 'k'<7:0>, No	pushed (= 1, the V ers are al shadow r and BSR urs (defa e 'k' is loa 2-cycle ir Q3 PUSH F stac	onto the W, STA so push registers S. If 's' ult). Th ded into astructio	e return TUS and hed into th s, WS, = 0, no en, the o PC<20: on. Q4 Read lite 'k'<19:8: Write to F No
Cycles: Q Cycle Activity: Q1 Decode	(PC + 4) is stack. If 's' BSR registr respective STATUSS update occ 20-bit value CALL is a 2 2 2 Read literal 'k'<7:0>,	pushed of = 1, the V ers are al shadow r and BSR urs (defa e 'k' is loa 2-cycle ir Q3 PUSH F stac	onto the W, STA so push registers S. If 's' ult). Th ded into astructio	e return TUS and hed into th s, WS, = 0, no en, the o PC<20: on. Q4 Read lite 'k'<19:8: Write to F

After Instruction

PC = TOS = WS = BSRS = STATUSS = address (THERE) address (HERE + 4) W BSR Status

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low Time	No prescaler	0.5 Tcy + 20		ns	
			With prescaler	10	_	ns	
51	ТссН	CCPx Input High Time	No prescaler	0.5 TCY + 20	_	ns	
			With prescaler	10	_	ns	
52	TccP	CCPx Input Period		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall Time			25	ns	
54	TccF	CCPx Output Fall Time		—	25	ns	

TABLE 27-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)







FIGURE 28-53: PIC18LF2X/4XK22 MAXIMUM IDD: PRI_RUN EC HIGH POWER








FIGURE 28-84: PIC18(L)F2X/4XK22 PIN INPUT LEAKAGE

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N	28				
Pitch	е	1.27 BSC				
Overall Height	A	I	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2