

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.8K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 19x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf26k22t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 2: F	PIC18(L)F2XK22	<b>PIN SUMMARY</b>
------------	----------------	--------------------

28-SSOP, SOIC 28-SPDIP	28-QFN, UQFN	0/1	Analog	Comparator	CTMU	SR Latch	Reference	(E)CCP	EUSART	MSSP	Timers	Interrupts	Pull-up	Basic
2	27	RA0	AN0	C12IN0-										
3	28	RA1	AN1	C12IN1-										
4	1	RA2	AN2	C2IN+			VREF- DACOUT							
5	2	RA3	AN3	C1IN+			VREF+							
6	3	RA4		C1OUT		SRQ		CCP5			TOCKI			
7	4	RA5	AN4	C2OUT		SRNQ	HLVDIN			SS1				
10	7	RA6												OSC2 CLKO
9	6	RA7												OSC1 CLKI
21	18	RB0	AN12			SRI		CCP4 FLT0		SS2		INT0	Y	
22	19	RB1	AN10	C12IN3-				P1C		SCK2 SCL2		INT1	Y	
23	20	RB2	AN8		CTED1			P1B		SDI2 SDA2		INT2	Y	
24	21	RB3	AN9	C12IN2-	CTED2			CCP2 P2A <sup>(1)</sup>		SDO2			Y	
25	22	RB4	AN11					P1D			T5G	IOC	Y	
26	23	RB5	AN13					CCP3 P3A <sup>(4)</sup> P2B <sup>(3)</sup>			T1G T3CKI <sup>(2)</sup>	IOC	Y	
27	24	RB6							TX2/CK2			IOC	Y	PGC
28	25	RB7							RX2/DT2			IOC	Y	PGD
11	8	RC0						P2B <sup>(3)</sup>			SOSCO T1CKI T3CKI <sup>(2)</sup> T3G			
12	9	RC1						CCP2 P2A <sup>(1)</sup>			SOSCI			
13	10	RC2	AN14		CTPLS			CCP1 P1A			T5CKI			
14	11	RC3	AN15							SCK1 SCL1				
15	12	RC4	AN16							SDI1 SDA1				
16	13	RC5	AN17							SDO1				
17	14	RC6	AN18					CCP3 P3A <sup>(4)</sup>	TX1/CK1					
18	15	RC7	AN19					P3B	RX1/DT1					
1	26	RE3												MCLR VPP
8, 19 19	5, 16 16	Vss												Vss
20	17	Vdd												Vdd

 CCP2/P2A multiplexed in fuses.
 T3CKI multiplexed in fuses.
 P2B multiplexed in fuses.
 CCP3/P3A multiplexed in fuses. Note 1:

### TABLE 1-3: PIC18(L)F4XK22 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number		Din Nome	Pin	Buffer	Description	
PDIP	TQFP	QFN	UQFN	Pin Name	Туре	Туре	Description
7	24	24	22	RA5/C2OUT/SRNQ/SS1/H	ILVDIN/A	N4	
				RA5	I/O	TTL	Digital I/O.
				C2OUT	0	CMOS	Comparator C2 output.
				SRNQ	0	TTL	SR latch $\overline{Q}$ output.
				SS1	I	TTL	SPI slave select input (MSSP1).
				HLVDIN	I	Analog	High/Low-Voltage Detect input.
				AN4	Ι	Analog	Analog input 4.
14	31	33	29	RA6/CLKO/OSC2		n	
				RA6	I/O	TTL	Digital I/O.
				CLKO	0	_	In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
				OSC2	0	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
13	30	32	28	RA7/CLKI/OSC1			
				RA7	I/O	TTL	Digital I/O.
				CLKI	I	CMOS	External clock source input. Always associated with pin function OSC1.
				OSC1	I	ST	Oscillator crystal input or external clock source input ST buffer when configured in RC mode; CMOS otherwise.
33	8	9	8	RB0/INT0/FLT0/SRI/AN12			
				RB0	I/O	TTL	Digital I/O.
				INT0	I	ST	External interrupt 0.
				FLT0	I	ST	PWM Fault input for ECCP Auto-Shutdown.
				SRI	I	ST	SR latch input.
				AN12	Ι	Analog	Analog input 12.
34	9	10	9	RB1/INT1/C12IN3-/AN10			
				RB1	I/O	TTL	Digital I/O.
				INT1	I	ST	External interrupt 1.
				C12IN3-	I	Analog	Comparators C1 and C2 inverting input.
				AN10	I	Analog	Analog input 10.
35	10	11	10	RB2/INT2/CTED1/AN8			1
				RB2	I/O	TTL	Digital I/O.
				INT2	I	ST	External interrupt 2.
				CTED1	I	ST	CTMU Edge 1 input.
				AN8	Ι	Analog	Analog input 8.
36	11	12	11	RB3/CTED2/P2A/CCP2/C	12IN2-/AI	19	
				RB3	I/O	TTL	Digital I/O.
				CTED2		ST	CIMU Edge 2 input.
				P2A <sup>(2)</sup>	0	CMOS	Enhanced CCP2 PWM output.
				CCP2 <sup>(2)</sup>	I/O	ST	Capture 2 input/Compare 2 output/PWM 2 output.
				C12IN2-		Analog	Comparators C1 and C2 inverting input.
				AN9	I	Analog	Analog input 9.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I = Input; O = Output; P = Power.

Note 1: Default pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are set.

2: Alternate pin assignment for P2B, T3CKI, CCP3/P3A and CCP2/P2A when Configuration bits PB2MX, T3CMX, CCP3MX and CCP2MX are clear.





TABLE 2-4: REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	109
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122
OSCCON	IDLEN		IRCF<2:0>		OSTS	HFIOFS	SCS<1:0>		30
OSCCON2	PLLRDY	SOSCRUN	—	MFIOSEL	SOSCGO	PRISD	MFIOFS	LFIOFS	31
OSCTUNE	INTSRC	PLLEN			TUN<5:(	)>			35
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by clock sources.

TABLE 2-5: CONFIGURATION REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
CONFIG1H	IESO	FCMEN	PRICLKEN	PLLCFG		FOSC<3:0>				
CONFIG2L	—	—	—	BORV	BORV<1:0>		BOREN<1:0>		346	
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348	

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for clock sources.

### 9.0 INTERRUPTS

The PIC18(L)F2X/4XK22 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high or low priority level (INT0 does not have a priority bit, it is always a high priority). The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. A high priority interrupt event will interrupt a low priority interrupt that may be in progress.

There are 19 registers used to control interrupt operation.

These registers are:

- INTCON, INTCON2, INTCON3
- PIR1, PIR2, PIR3, PIR4, PIR5
- PIE1, PIE2, PIE3, PIE4, PIE5
- IPR1, IPR2, IPR3, IPR4, IPR5
- RCON

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- **Priority bit** to select high priority or low priority

### 9.1 Mid-Range Compatibility

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> microcontroller mid-range devices. In Compatibility mode, the interrupt priority bits of the IPRx registers have no effect. The PEIE/GIEL bit of the INTCON register is the global interrupt enable for the peripherals. The PEIE/GIEL bit disables only the peripheral interrupt sources and enables the peripheral interrupt sources when the GIE/GIEH bit is also set. The GIE/GIEH bit of the INTCON register is the global interrupt sources and enables all non-peripheral interrupt sources and disables all interrupt sources, including the peripherals. All interrupts branch to address 0008h in Compatibility mode.

### 9.2 Interrupt Priority

The interrupt priority feature is enabled by setting the IPEN bit of the RCON register. When interrupt priority is enabled the GIE/GIEH and PEIE/GIEL global interrupt enable bits of Compatibility mode are replaced by the GIEH high priority, and GIEL low priority, global interrupt enables. When set, the GIEH bit of the INTCON register enables all interrupts that have their associated IPRx register or INTCONx register priority bit set (high priority). When clear, the GIEH bit disables all interrupt sources including those selected as low priority. When clear, the GIEL bit of the INTCON register disables only the interrupts that have their associated priority bit cleared (low priority). When set, the GIEL bit enables the low priority sources when the GIEH bit is also set.

When the interrupt flag, enable bit and appropriate Global Interrupt Enable (GIE) bit are all set, the interrupt will vector immediately to address 0008h for high priority, or 0018h for low priority, depending on level of the interrupting source's priority bit. Individual interrupts can be disabled through their corresponding interrupt enable bits.

### 9.3 Interrupt Response

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. The GIE/GIEH bit is the Global Interrupt Enable when the IPEN bit is cleared. When the IPEN bit is set, enabling interrupt priority levels, the GIEH bit is the high priority global interrupt enable and the GIEL bit is the low priority Global Interrupt Enable. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits in the INTCONx and PIRx registers. The interrupt flag bits must be cleared by software before re-enabling interrupts to avoid repeating the same interrupt.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE/GIEH bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB interrupt-on-change, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one-cycle or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bits or the Global Interrupt Enable bit.



2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

### FIGURE 12-4: TIMER1/3/5 GATE ENABLE MODE



R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
PxRSEN				PxDC<6:0>							
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is set '0' = Bit is cleared											
bit 7	PxRSEN: P	WM Restart Ena	ıble bit								
	1 = Upon at the PW	uto-shutdown, th M restarts auton	e CCPxASE I	bit clears automa	atically once the	e shutdown eve	ent goes away;				
	0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM										
bit 6-0	PxDC<6:0>	: PWM Delay Co	ount bits								
	PxDCx = N	PxDCx = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal									

### REGISTER 14-6: PWMxCON: ENHANCED PWM CONTROL REGISTER

### REGISTER 14-7: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
—	—		STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

should transition active and the actual time it transitions active

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>STRxSYNC:</b> Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	<b>STRxD:</b> Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin
bit 2	<b>STRxC:</b> Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin
bit 1	<b>STRxB:</b> Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin
bit 0	<b>STRxA:</b> Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin
Note 1.	The DWM Steering mode is evoluble only when the CCDyCON register hits CCDyM (20) 11 a

**Note 1:** The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

### 15.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDAx from a high-to -low state while SCLx line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an active state. Figure 15-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDAx line low before asserting it low. This does not conform to the  $I^2C$  specification that states no bus collision can occur on a Start.

### 15.4.6 STOP CONDITION

A Stop condition is a transition of the SDAx line from a low-to-high state while the SCLx line is high.

**Note:** At least one SCLx low time must appear before a Stop is valid, therefore, if the SDAx line goes low then high again while the SCLx line stays high, only the Start condition is detected.

### 15.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 15-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the R/W bit set. The slave logic will then hold the clock and prepare to clock out data.

After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

### 15.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPxCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.

### FIGURE 15-12: I<sup>2</sup>C START AND STOP CONDITIONS







### 15.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCLx pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDAx line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDAx line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPxOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCLx on the bus, the ACKTIM bit of the SSPx-CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus.

The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

### 15.5 I<sup>2</sup>C Slave Mode Operation

The MSSPx Slave mode operates in one of four modes selected in the SSPxM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

### 15.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 15-7) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSPx Mask register (Register 15-6) affects the address matching process. See **Section 15.5.9 "SSPx Mask Register"** for more information.

15.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

15.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCLx is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCLx is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

### 15.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the  $I^2C$  protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 15-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.



### FIGURE 15-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE

### 15.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 15-6) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

## 19.4 Measuring Capacitance with the CTMU

There are two separate methods of measuring capacitance with the CTMU. The first is the absolute method, in which the actual capacitance value is desired. The second is the relative method, in which the actual capacitance is not needed, rather an indication of a change in capacitance is required.

### 19.4.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps found in **Section 19.3 "Calibrating the CTMU Module"** should be followed. Capacitance measurements are then performed using the following steps:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, *T*.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I \* T)/V, where *I* is known from the current source measurement step (see **Section 19.3.1 "Current Source Calibration"**), *T* is a fixed delay and *V* is measured by performing an A/D conversion.
- 8. Subtract the stray and A/D capacitance (*C*OFFSET from **Section 19.3.2** "**Capacitance Calibration**") from *CTOTAL* to determine the measured capacitance.

### 19.4.2 RELATIVE CHARGE MEASUREMENT

An application may not require precise capacitance measurements. For example, when detecting a valid press of a capacitance-based switch, detecting a relative change of capacitance is of interest. In this type of application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter, etc. A larger voltage will be measured by the A/D Converter. When the switch is closed (or is touched), the total capacitance is larger due to the addition of the capacitances, and a smaller voltage will be measured by the A/D Converter.

Detecting capacitance changes is easily accomplished with the CTMU using these steps:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. Note that in this case, no calibration of the current source or circuit capacitance measurement is needed. See Example 19-4 for a sample software routine for a capacitive touch switch.

### 21.3 Register Definitions: FVR Control

REGISTER 21-1: VREFCONU: FIXED VOLTAGE REFERENCE CONTROL REGISTER											
R/W-0	R/W-0	R/W-0	R/W-1	U-0	U-0	U-0	U-0				
FVREN	FVRST	FVRS	S<1:0>	—	—	—	—				
bit 7							bit 0				
Legend:											
$R = Readable bit \qquad \qquad W = Writable bit \qquad \qquad U =$					mented bit, read	l as '0'					
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all othe						other Resets					
'1' = Bit is set '0' = Bit is cleared											
bit 7 bit 6	bit 7       FVREN: Fixed Voltage Reference Enable bit         0 = Fixed Voltage Reference is disabled         1 = Fixed Voltage Reference is enabled         bit 6       FVRST: Fixed Voltage Reference Ready Flag bit         0 = Fixed Voltage Reference output is not ready or not enabled         1 = Fixed Voltage Reference output is ready for use										
bit 5-4	bit 5-4 <b>FVRS&lt;1:0&gt;:</b> Fixed Voltage Reference Selection bits 00 = Fixed Voltage Reference Peripheral output is off 01 = Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Fixed Voltage Reference Peripheral output is 2x (2.048V) <sup>(1)</sup> 11 = Fixed Voltage Reference Peripheral output is 4x (4.096V) <sup>(1)</sup>										
bit 3-2	Reserved: R	ead as '0'. Mai	ntain these bit	s clear.							
bit 1-0	Unimplemen	ted: Read as '	0'.								

### REGISTER 21-1: VREFCON0: FIXED VOLTAGE REFERENCE CONTROL REGISTER

Note 1: Fixed Voltage Reference output cannot exceed VDD.

### TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
VREFCON0	FVREN	FVRST	FVRS<1:0>		—	—	—	—	332

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used by the FVR module.

### 23.7 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

### 23.8 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL<3:0>				337
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	109
IPR2	OSCFIP	C1IP	C2IP	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	122
PIE2	OSCFIE	C1IE	C2IE	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	118
PIR2	OSCFIF	C1IF	C2IF	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	113
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	151

### TABLE 23-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are unused by the HLVD module.

<b>REGISTER 2</b>	24-2: CONF	IG2L: CONFI	GURATION	REGISTER	2 LOW		
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	— — ВО		BOR	/<1:0> <sup>(1)</sup>	BOREN	l<1:0> <sup>(2)</sup>	PWRTEN(2)
bit 7							bit 0
Legend:							
R = Readable bi	it	P = Programma	ble bit	U = Unimplem	ented bit, read as	'0'	
-n = Value when	device is unprogr	rammed		x = Bit is unkno	own		
bit 7-5	Unimplemente	d: Read as '0'					
bit 4-3	BORV<1:0>: Bu 11 = VBOR set t 10 = VBOR set t 01 = VBOR set t 00 = VBOR set t	rown-out Reset Vo o 1.9V nominal o 2.2V nominal o 2.5V nominal o 2.85V nominal	oltage bits <sup>(1)</sup>				
bit 2-1	<ul> <li>BOREN&lt;1:0&gt;: Brown-out Reset Enable bits<sup>(2)</sup></li> <li>11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)</li> <li>10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)</li> <li>01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)</li> <li>00 = Brown-out Reset disabled in hardware and software</li> </ul>						
bit 0	<b>PWRTEN:</b> Pow 1 = PWRT disal 0 = PWRT enab	er-up Timer Enab bled bled	le bit <sup>(2)</sup>				
Note 1: See	e Section 27.1 "D	C Characteristic	s: Supply Volta	age, PIC18(L)F2	X/4XK22" for spec	cifications.	

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

### REGISTER 24-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH

bit 7							bit 0
	EBTRB	—	—	—	—	—	_
U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

ead as '0'

bit 6	EBTRB: Boot Block Table Read Protection bit
	1 = Boot Block not protected from table reads executed in other blocks
	0 = Boot Block protected from table reads executed in other blocks
bit 5-0	Unimplemented: Read as '0'

### REGISTER 24-12: DEVID1: DEVICE ID REGISTER 1

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-5	DEV<2:0>: Device ID bits
	These bits, together with DEV<10:3> in DEVID2, determine the device ID.
	See Table 24-2 for complete Device ID list.
bit 4-0	REV<4:0>: Revision ID bits
	These bits indicate the device revision.

### REGISTER 24-13: DEVID2: DEVICE ID REGISTER 2

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:	
R = Readable bit	U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed	C = Clearable only bit

bit 7-0 **DEV<10:3>:** Device ID bits

These bits, together with DEV<2:0> in DEVID1, determine the device ID. See Table 24-2 for complete Device ID list.

IOR	LW	Inclusive	Inclusive OR literal with W						
Synta	ax:	IORLW k	IORLW k						
Oper	ands:	$0 \le k \le 255$	$0 \le k \le 255$						
Operation:		(W) .OR. k	$\rightarrow$ W						
Status Affected:		N, Z							
Encoding:		0000	1001	kkk	k	kkkk			
Description:		The conten 8-bit literal	The contents of W are ORed with the 8-bit literal 'k'. The result is placed in W.						
Words:		1	1						
Cycles:		1							
QC	ycle Activity:								
	Q1	Q2	Q	3		Q4			
	Decode	Read literal 'k'	Proce Dat	Process Data		ite to W			
Example:		IORLW	35h						
	Before Instruc	tion							
W =		= 9Ah							
	After Instruction	on							
	W	= BFh							

IORWF	Inclusive OR W with f						
Syntax:	IORWF f	{,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]					
Operation:	(W) .OR. (f)	(W) .OR. (f) $\rightarrow$ dest					
Status Affected:	N, Z						
Encoding:	0001	00da	ffff	ffff			
Description:	Inclusive O '0', the result is (default). If 'a' is '0', t If 'a' is '1', t GPR bank. If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente Literal Offs	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '0', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details					
Words:	1						
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce: Data	ss V a de	Vrite to stination			
Example:	IORWF RI	ESULT,	0, 1				

Example:

Before Instruction	

RESULT	=	13h
W	=	91h
After Instructio	n	
RESULT	=	13h
W	=	93h

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D135		0.9	18	μΑ	-40°C	VDD = 1.8V	Fosc = 32 kHz		
		1.0	18	μΑ	+25°C		(SEC_IDLE mode,		
		1.1	_	μΑ	+60°C				
		1.3	20	μΑ	+85°C		Fosc = 32 kHz ( <b>SEC_IDLE</b> mode, SOSC source)		
		2.3	22	μΑ	+125°C				
D136		1.3	20	μΑ	-40°C	VDD = 3.0V			
		1.4	20	μΑ	+25°C				
		1.5	—	μΑ	+60°C				
		1.8	22	μΑ	+85°C				
		2.9	25	μΑ	+125°C				
D137		12	30	μΑ	-40°C	VDD = 2.3V			
		13	30	μΑ	+25°C				
		14	30	μΑ	+85°C				
		16	45	μΑ	+125°C				
D138		13	35	μΑ	-40°C	VDD = 3.0V			
		14	35	μΑ	+25°C		-		
		16	35	μA	+85°C				
		18	50	μA	+125°C				
D139		14	40	μA	-40°C	VDD = 5.0V			
		15	40	μΑ	+25°C				
		16	40	μΑ	+85°C				
		18	60	μA	+125°C				

### 27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4XK22

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

SOSCI / SOSCO = complementary external square wave, from rail-to-rail.

### 27.11.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-6 apply to all timing specifications unless otherwise noted. Figure 27-6 specifies the load conditions for the timing specifications.

### TABLE 27-6: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)				
	Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$				
AC CHARACTERISTICS	Operating voltage VDD range as described in Section 27.1 "DC Characteristics:				
	Supply Voltage, PIC18(L)F2X/4XK22" and Section 27.9 "Memory Programming				
	Requirements".				

### FIGURE 27-6: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	Тсү	—	ns	
71	TscH	SCK Input High Time Continuous	25	-	ns	
72	TscL	SCK Input Low Time Continuous	30	-	ns	
73	TdiV2scH, TdiV2scL	Setup Time of SDI Data Input to SCK Edge	25	—	ns	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Edge	25	_	ns	
75	TdoR	SDO Data Output Rise Time	—	30	ns	
76	TdoF	SDO Data Output Fall Time	—	20	ns	
77	TssH2doZ	SS <sup>↑</sup> to SDO Output High-Impedance	10	50	ns	
78	TscR	SCK Output Rise Time (Master mode)	—	30	ns	
79	TscF	SCK Output Fall Time (Master mode)	—	20	ns	
80	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	—	20 60	ns ns	SPI Master Mode SPI Slave Mode
81	TdoV2scH, TdoV2scL	SDO Data Output Setup to SCK Edge	Тсү	_	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow Edge$		60	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5 Tcy + 40		ns	

### TABLE 27-14: SPI MODE REQUIREMENTS

### FIGURE 27-17: I<sup>2</sup>C BUS START/STOP BITS TIMING



PIC18(L)F2X/4XK22			Standard Operating Conditions (unless otherwise stated)Operating temperatureTested at +25°C				
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	—	_	10	bits	$\Delta VREF = 3.0V$
A03	EIL	Integral Linearity Error	—	±0.5	±1	LSb	$\Delta VREF = 3.0V$
A04	Edl	Differential Linearity Error	—	±0.5	±1	LSb	$\Delta \text{VREF} = 3.0\text{V}$
A06	EOFF	Offset Error	—	±0.7	±2	LSb	$\Delta \text{VREF} = 3.0\text{V}$
A07	Egn	Gain Error	—	±0.7	±2	LSb	$\Delta \text{VREF} = 3.0\text{V}$
A08	ETOTL	Total Error	—	±0.8	±3	LSb	$\Delta \text{VREF} = 3.0\text{V}$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	2	_	Vdd	V	
A21	Vrefh	Reference Voltage High	Vdd/2	_	Vdd + 0.3	V	
A22	Vrefl	Reference Voltage Low	Vss - 0.3V	_	Vdd/2	V	
A25	Vain	Analog Input Voltage	Vrefl	_	Vrefh	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	_	_	3	kΩ	

TABLE 27-21: A/D CONVERTER CHARACTERISTICS:PIC18(L)F2X/4XK22

Note: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

### FIGURE 27-23: A/D CONVERSION TIMING





FIGURE 28-89: PIC18LF2X/4XK22 COMPARATOR OFFSET VOLTAGE,