



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, PWM, WDT |
| Number of I/O | 35 |
| Program Memory Size | 32KB (16K x 16) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V |
| Data Converters | A/D 30x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-VQFN Exposed Pad |
| Supplier Device Package | 44-QFN (8x8) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k22-e-ml |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.4 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Clock modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the Oscillator block. The Oscillator block has three internal oscillators: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz Medium-Frequency Internal Oscillator (MFINTOSC) and the 31.25 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS<1:0>) bits of the OSCCON register. See **Section 2.11 "Clock Switching"** for additional information.

2.5 External Clock Modes

2.5.1 OSCILLATOR START-UP TIMER (OST)

When the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 2-2.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 2.12 "Two-Speed Clock Start-up Mode").

| Switch From | Switch To | Frequency | Oscillator Delay |
|----------------------|----------------------------------|--|--------------------------------------|
| Sleep/POR/BOR | LFINTOSC MFINTOSC HFINTOSC | 31.25 kHz 31.25 kHz to 500 kHz 31.25 kHz to 16 MHz | Oscillator Start-up Delay (Tiosc_st) |
| Sleep/POR/BOR | EC, RC | DC – 64 MHz | 2 instruction cycles |
| LFINTOSC (31.25 kHz) | EC, RC | DC – 64 MHz | 1 cycle of each |
| Sleep/POR/BOR | LP, XT, HS | 32 kHz to 40 MHz | 1024 Clock Cycles (OST) |
| Sleep/POR/BOR | 4xPLL | 32 MHz to 64 MHz | 1024 Clock Cycles (OST) + 2 ms |
| LFINTOSC (31.25 kHz) | LFINTOSC HFINTOSC | 31.25 kHz to 16 MHz | 1 μs (approx.) |

TABLE 2-2: OSCILLATOR DELAY EXAMPLES

2.5.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 2-5 shows the pin connections for EC mode.

The External Clock (EC) offers different power modes, Low Power (ECLP), Medium Power (ECMP) and High Power (ECHP), selectable by the FOSC<3:0> bits. Each mode is best suited for a certain range of frequencies. The ranges are:

- ECLP below 500 kHz
- ECMP between 500 kHz and 16 MHz
- ECHP above 16 MHz

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep.

Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



EXTERNAL CLOCK (EC) MODE OPERATION



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | <u>Value on</u> POR, BOR | |
|---------|-----------------------|---|--|-------------------------------|------------------|---------------------------------|----------------|----------------------------|-----------|-----------------------------|--|
| FD1h | WDTCON | _ | _ | _ | _ | _ | _ | _ | SWDTEN | 0 | |
| FD0h | RCON | IPEN | SBOREN | _ | RI | TO | PD | POR | BOR | 01-1 1100 | |
| FCFh | TMR1H | | Holding R | egister for the | Most Significa | ant Byte of the | 16-bit TMR1 R | egister | | xxxx xxxx | |
| FCEh | TMR1L | | | Least Signifi | icant Byte of th | e 16-bit TMR1 | Register | | | xxxx xxxx | |
| FCDh | T1CON | TMR1C | S<1:0> | T1CKF | PS<1:0> | T1SOSCEN | T1SYNC | T1RD16 | TMR10N | 0000 0000 | |
| FCCh | T1GCON | TMR1GE | T1GPOL | T1GTM | T1GSPM | T <u>1GGO</u> / DONE | T1GVAL | T1GSS | S<1:0> | 0000 xx00 | |
| FCBh | SSP1CON3 | ACKTIM | PCIE | SCIE | BOEN | SDAHT | SBCDE | AHEN | DHEN | 0000 0000 | |
| FCAh | SSP1MSK | | | : | SSP1 MASK R | legister bits | | | | 1111 1111 | |
| FC9h | SSP1BUF | | | SSP1 | Receive Buffer | /Transmit Reg | ister | | | xxxx xxxx | |
| FC8h | SSP1ADD | SSP1 / | Address Regis | ster in I ² C Slav | ve Mode. SSP | 1 Baud Rate R | eload Register | in I ² C Master | Mode | 0000 0000 | |
| FC7h | SSP1STAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | |
| FC6h | SSP1CON1 | WCOL | SSPOV | SSPEN | CKP | | SSPM | <3:0> | | 0000 0000 | |
| FC5h | SSP1CON2 | GCEN | ACKSTAT | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 0000 0000 | |
| FC4h | ADRESH | | | | A/D Result, | High Byte | | | | xxxx xxxx | |
| FC3h | ADRESL | | | | A/D Result, | Low Byte | | - | - | xxxx xxxx | |
| FC2h | ADCON0 | _ | | | CHS<4:0> | - | | GO/DONE | ADON | 00 0000 | |
| FC1h | ADCON1 | TRIGSEL | _ | _ | _ | PVCF | G<1:0> | NVCF | G<1:0> | 0 0000 | |
| FC0h | ADCON2 | ADFM | - | | ACQT<2:0> | | | ADCS<2:0> | | 0-00 0000 | |
| FBFh | CCPR1H | | | Captur | e/Compare/PV | mpare/PWM Register 1, High Byte | | | | | |
| FBEh | CCPR1L | | Capture/Compare/PWM Register 1, Low Byte | | | | | | xxxx xxxx | | |
| FBDh | CCP1CON | P1M< | :1:0> | DC1E | 8<1:0> | | CCP1N | l<3:0> | | 0000 0000 | |
| FBCh | TMR2 | | | | Timer2 F | Register | | | | 0000 0000 | |
| FBBh | PR2 | | | | Timer2 Peri | od Register | | - | | 1111 1111 | |
| FBAh | T2CON | _ | | T2OUT | PS<3:0> | - | TMR2ON | T2CKP | S<1:0> | -000 0000 | |
| FB9h | PSTR1CON | _ | - | - | STR1SYNC | STR1D | STR1C | STR1B | STR1A | 0 0001 | |
| FB8h | BAUDCON1 | ABDOVF | RCIDL | DTRXP | CKTXP | BRG16 | - | WUE | ABDEN | 0100 0-00 | |
| FB7h | PWM1CON | P1RSEN | | | | P1DC<6:0> | | | | 0000 0000 | |
| FB6h | ECCP1AS | CCP1ASE | | CCP1AS<2:0: | > | PSS1A | C<1:0> | PSS1B | D<1:0> | 0000 0000 | |
| FB4h | T3GCON | TMR3GE | T3GPOL | T3GTM | T3GSPM | T <u>3GGO</u> / DONE | T3GVAL | T3GSS | S<1:0> | 00x0 0x00 | |
| FB3h | TMR3H | | Holding R | egister for the | Most Significa | ant Byte of the | 16-bit TMR3 R | egister | | xxxx xxxx | |
| FB2h | TMR3L | | | Least Signifi | cant Byte of th | e 16-bit TMR3 | Register | r | r | xxxx xxxx | |
| FB1h | T3CON | TMR3C | S<1:0> | T3CKF | °S<1:0> | T3SOSCEN | T3SYNC | T3RD16 | TMR3ON | 0000 0000 | |
| FB0h | SPBRGH1 | | | EUSAR | T1 Baud Rate | Generator, Hig | h Byte | | | 0000 0000 | |
| FAFh | SPBRG1 | | | EUSAR | T1 Baud Rate | Generator, Lov | w Byte | | | 0000 0000 | |
| FAEh | RCREG1 | | | EUSAR | T1 Receive Re | egister | | | | 0000 0000 | |
| FADh | TXREG1 | | | EUSAR | T1 Transmit R | egister | | n | n | 0000 0000 | |
| FACh | TXSTA1 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 0000 0010 | |
| FABh | RCSTA1 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 0000 000x | |
| FAAh | EEADRH ⁽⁵⁾ | _ | _ | _ | _ | _ | _ | EEAD | R<9:8> | 00 | |
| FA9h | EEADR | | | | EEAD | R<7:0> | | | | 0000 0000 | |
| FA8h | EEDATA | | | | EEPROM Da | ita Register | | | | 0000 0000 | |
| FA7h | EECON2 | EEPROM Control Register 2 (not a physical register) | | | | | | 00 | | | |
| FA6h | EECON1 | EEPGD | CFGS | _ | FREE | WRERR | WREN | WR | RD | xx-0 x000 | |
| FA5h | IPR3 | SSP2IP | BCL2IP | RC2IP | TX2IP | CTMUIP | TMR5GIP | TMR3GIP | TMR1GIP | 0000 0000 | |
| FA4h | PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | CTMUIF | TMR5GIF | TMR3GIF | TMR1GIF | 0000 0000 | |
| FA3h | PIE3 | SSP2IE | BCL2IE | RC2IE | TX2IE | CTMUIE | TMR5GIE | TMR3GIE | TMR1GIE | 0000 0000 | |

TABLE 5-2: REGISTER FILE SUMMARY FOR PIC18(L)F2X/4XK22 DEVICES (CONTINUED)

Legend: \mathbf{x} = unknown, \mathbf{u} = unchanged, — = unimplemented, \mathbf{q} = value depends on condition

PIC18(L)F4XK22 devices only. Note 1:

PIC18(L)F2XK22 devices only. 2:

PIC18(L)F23/24K22 and PIC18(L)F43/44K22 devices only. PIC18(L)F26K22 and PIC18(L)F46K22 devices only. 3:

4:

DS40001412G-page 80

5.4.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the STATUS register is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in **Section 25.2 "Extended Instruction Set"** and Table 25-3.

Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction.

5.5 Register Definitions: Status

REGISTER 5-2: STATUS: STATUS REGISTER

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
|-----------------|----------------------------------|-------------------------------------|-----------------------------------|---|--------------------------------------|-------------------|------------------|
| — | — | — | Ν | OV | Z | DC ⁽¹⁾ | C ⁽¹⁾ |
| bit 7 | · | | | ÷ | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Readable | e bit | W = Writable | bit | U = Unimpler | mented bit, rea | d as '0' | |
| -n = Value at I | POR | '1' = Bit is set | | '0' = Bit is cleared x = Bit is unknown | | | |
| | | | | | | | |
| bit 7-5 | Unimplemen | ted: Read as 'd |)' | | | | |
| bit 4 | N: Negative b | it | | | | | |
| | I his bit is use (ALU MSB = 1 | d for signed ari 1). | thmetic (two's | s complement). | It indicates wh | ether the result | was negative |
| | 〕= Result wa | s negative | | | | | |
| | 0 = Result wa | s positive | | | | | |
| bit 3 | OV: Overflow | bit | | | | | |
| | This bit is use magnitude wh | d for signed an | ithmetic (two' sign bit (bit 7 | s complement) 7 of the result) 1 | . It indicates ar to change state | n overflow of the | e 7-bit |
| | 1 = Overflow | occurred for sig | gned arithmet | tic (in this arithr | netic operation |) | |
| | 0 = No overflo | ow occurred | | | | | |
| bit 2 | Z: Zero bit | | | | | | |
| | 1 = The result | t of an arithmet | ic or logic op | eration is zero | | | |
| L:1 4 | 0 = 1 he result | t of an arithmet | ic or logic op | eration is not zo | ero | (1) | |
| DIT | 1 = A carry-ou | ry/Borrow bit (A ut from the 4th | Iow-order bit | of the result oc | ve instructions) | (.) | |
| | 0 = No carry-0 | out from the 4th | n low-order bi | t of the result | ounou | | |
| bit 0 | C: Carry/Borr | ow bit (ADDWF, | ADDLW, SUE | BLW, SUBWF İ | nstructions) ⁽¹⁾ | | |
| | 1 = A carry-ou | ut from the Mos | t Significant l | bit of the result | occurred | | |
| | 0 = No carry-o | out from the Mo | ost Significan | t bit of the resu | It occurred | | |
| Note 1: Fo | r Borrow, the po | larity is reverse | ed. A subtract | ion is executed | by adding the | two's complem | ent of the |
| sec | cond operand. F | or rotate (RRF, | RLF) instructi | ons, this bit is l | paded with eith | er the high-orde | er or low-order |

bit of the source register.

| R/W-x | R/W-x | U-0 | R/W-0 | R/W-x | R/W-0 | R/S-0 | R/S-0 |
|------------|---|--------------------|--------------------------------|-------------------------------|------------------|-------------------|-----------------|
| EEPGE | D CFGS | _ | FREE | WRERR | WREN | WR | RD |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |
| R = Reada | able bit | W = Writable | bit | | | | |
| S = Bit ca | n be set by software | e, but not clear | ed | U = Unimplei | mented bit, rea | ad as '0' | |
| -n = Value | at POR | '1' = Bit is set | | '0' = Bit is cle | ared | x = Bit is unki | nown |
| hit 7 | EEPCD: Elas | h Program or F | | Momory Solo | ot hit | | |
| | 1 – Access F | ll Flograffi of L | nemory | I Memory Sele | | | |
| | 0 = Access d | ata EEPROM I | memory | | | | |
| bit 6 | CFGS: Flash | Program/Data | EEPROM or | Configuration S | Select bit | | |
| | 1 = Access C | Configuration re | gisters | | | | |
| | 0 = Access F | lash program o | or data EEPR | OM memory | | | |
| bit 5 | Unimplemen | ted: Read as ' | 0' | | | | |
| bit 4 | FREE: Flash | Row (Block) Ei | rase Enable b | it | | | |
| | 1 = Erase the | e program men | nory block add | fressed by TBL | PIR on the ne | ext WR commai | nd |
| | 0 = Perform | write-only | | | | | |
| bit 3 | WRERR: Flas | sh Program/Da | ta EEPROM E | Error Flag bit ⁽¹⁾ | | | |
| | 1 = A write or | peration is prer | maturely termi | nated (any Res | set during self- | timed programr | ming in normal |
| | operation | , or an improp | er write attem | pt) | | | |
| | | | | | | | |
| bit 2 | WREN: Flash | Program/Data | EEPROM W | rite Enable bit | | | |
| | 1 = Allows with 0 = Inhibits with 0 = Inhibits with 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 | rite cycles to Fi | lash program/ lash program/ | data EEPROM /data EEPROM | 1 | | |
| bit 1 | WR: Write Co | ntrol bit | J J | | | | |
| | 1 = Initiates a | data EEPRON | /l erase/write c | cycle or a progra | am memory er | ase cycle or writ | te cycle. |
| | (The ope | ration is self-tir | ned and the b | it is cleared by | hardware onc | e write is compl | lete. |
| | 0 = Write cvc | bit can only be | set (not clear | ed) by software | e.) | | |
| bit 0 | RD: Read Co | ntrol bit | | | | | |
| | 1 = Initiates a | IN EEPROM rea | ad (Read take | s one cycle. RD |) is cleared by | hardware. The F | RD bit can only |
| | be set (no | ot cleared) by s | oftware. RD b | it cannot be set | when EEPGD | = 1 or CFGS = | 1.) |
| | 0 = Does not | initiate an EEF | PROM read | | | | |
| Note 1: | When a WRERR of | occurs, the EEF | PGD and CFG | S bits are not o | cleared. This a | llows tracing of | the |

REGISTER 7-1: EECON1: DATA EEPROM CONTROL 1 REGISTER

error condition.

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Reset Values on Page |
|----------|---------|---------|---------|-------------|---------------|---------|---------|---------|----------------------------|
| BAUDCON1 | ABDOVF | RCIDL | DTRXP | CKTXP | BRG16 | — | WUE | ABDEN | 271 |
| BAUDCON2 | ABDOVF | RCIDL | DTRXP | CKTXP | BRG16 | — | WUE | ABDEN | 271 |
| PMD0 | UART2MD | UART1MD | TMR6MD | TMR5MD | TMR4MD | TMR3MD | TMR2MD | TMR1MD | 52 |
| RCSTA1 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 270 |
| RCSTA2 | SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D | 270 |
| SPBRG1 | | | EUSART1 | Baud Rate C | Generator, Lo | w Byte | | | _ |
| SPBRGH1 | | | EUSART1 | Baud Rate (| Generator, Hi | gh Byte | | | _ |
| SPBRG2 | | | EUSART2 | Baud Rate C | Generator, Lo | w Byte | | | _ |
| SPBRGH2 | | | EUSART2 | Baud Rate (| Generator, Hi | gh Byte | | | _ |
| PIR1 | _ | ADIF | RC1IF | TX1IF | SSP1IF | CCP1IF | TMR2IF | TMR1IF | 112 |
| PIR3 | SSP2IF | BCL2IF | RC2IF | TX2IF | CTMUIF | TMR5GIF | TMR3GIF | TMR1GIF | 114 |
| TXSTA1 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 269 |
| TXSTA2 | CSRC | TX9 | TXEN | SYNC | SENDB | BRGH | TRMT | TX9D | 269 |

TABLE 16-4: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Legend: — = unimplemented, read as '0'. Shaded bits are not used by the BRG.

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

| | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | | |
|--------|-------------------------------|------------|------------------------------|-------------------|------------|------------------------------|-------------------|------------|------------------------------|----------------|--------------------|------------------------------|--|
| BAUD | Fosc = 64.000 MHz | | | Fosc = 18.432 MHz | | | Fosc = 16.000 MHz | | | Fos | Fosc = 11.0592 MHz | | |
| RATE | Actual Rate | % Error | SPBRxG value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | |
| 300 | — | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | |
| 1200 | _ | _ | _ | 1200 | 0.00 | 239 | 1202 | 0.16 | 207 | 1200 | 0.00 | 143 | |
| 2400 | _ | _ | _ | 2400 | 0.00 | 119 | 2404 | 0.16 | 103 | 2400 | 0.00 | 71 | |
| 9600 | 9615 | 0.16 | 103 | 9600 | 0.00 | 29 | 9615 | 0.16 | 25 | 9600 | 0.00 | 17 | |
| 10417 | 10417 | 0.00 | 95 | 10286 | -1.26 | 27 | 10417 | 0.00 | 23 | 10165 | -2.42 | 16 | |
| 19.2k | 19.23k | 0.16 | 51 | 19.20k | 0.00 | 14 | 19.23k | 0.16 | 12 | 19.20k | 0.00 | 8 | |
| 57.6k | 58.82k | 2.12 | 16 | 57.60k | 0.00 | 7 | — | _ | _ | 57.60k | 0.00 | 2 | |
| 115.2k | 111.11k | -3.55 | 8 | — | _ | _ | — | — | _ | — | _ | _ | |

| | | SYNC = 0, BRGH = 0, BRG16 = 0 | | | | | | | | | | | |
|--------|----------------|--|------------------------------|------------------|------------|------------------------------|-------------------|------------|------------------------------|----------------|------------------|------------------------------|--|
| BAUD | Fos | sc = 8.000 |) MHz | Fosc = 4.000 MHz | | | Fosc = 3.6864 MHz | | | Fo | Fosc = 1.000 MHz | | |
| RATE | Actual Rate | % Error | SPBRGx value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | Actual Rate | % Error | SPBRGx value (decimal) | |
| 300 | — | _ | _ | 300 | 0.16 | 207 | 300 | 0.00 | 191 | 300 | 0.16 | 51 | |
| 1200 | 1202 | 0.16 | 103 | 1202 | 0.16 | 51 | 1200 | 0.00 | 47 | 1202 | 0.16 | 12 | |
| 2400 | 2404 | 0.16 | 51 | 2404 | 0.16 | 25 | 2400 | 0.00 | 23 | — | — | _ | |
| 9600 | 9615 | 0.16 | 12 | — | _ | _ | 9600 | 0.00 | 5 | — | _ | _ | |
| 10417 | 10417 | 0.00 | 11 | 10417 | 0.00 | 5 | — | _ | _ | _ | _ | _ | |
| 19.2k | _ | _ | _ | _ | _ | _ | 19.20k | 0.00 | 2 | _ | _ | _ | |
| 57.6k | — | _ | — | — | _ | — | 57.60k | 0.00 | 0 | — | — | — | |
| 115.2k | — | — | — | — | _ | — | — | — | — | — | — | — | |

24.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM.

25.1.1 STANDARD INSTRUCTION SET

| ADI | DLW | ADD liter | al to W | | ADDWF | ADD W to | o f | | | |
|------------|--|-----------------------------------|-----------------------------------|----------------------------------|------------------------------------|--|---|---|--|--|
| Synt | ax: | ADDLW | k | | Syntax: | ADDWF | f {,d {,a}} | | | |
| Ope | rands: | $0 \le k \le 255$ | | | Operands: | $0 \leq f \leq 255$ | | | | |
| Ope | ration: | $(W) + k \rightarrow V$ | W | | | d ∈ [0,1] | | | | |
| State | us Affected: | N, OV, C, E | DC, Z | | Oneretien | $a \in [0,1]$ | | | | |
| Enco | oding: | 0000 | 1111 kk | kk kkkk | Operation: | $(W) + (f) \rightarrow dest$ | | | | |
| Des | cription: | The conten 8-bit literal W. | ts of W are ac 'k' and the res | dded to the sult is placed in | Encoding: Description: | 0010 Add W to re | 01da ff egister 'f'. If 'd' | ff ffff ' is '0', the | | |
| Wor | ds: | 1 | | | | result is sto | pred in W. If 'd' | ' is '1', the | | |
| Cycl | es: | 1 | | | | (default). | | gister i | | |
| QC | Cycle Activity: | | | | | lf 'a' is '0', t | the Access Ba | nk is selected. | | |
| | Q1 | Q2 | Q3 | Q4 | | lf 'a' is '1', t GPR bank | the BSR is use | ed to select the | | |
| | Decode Read Process Write to W literal 'k' Data | | | If 'a' is '0' a set is enab | and the extend led, this instru | ed instruction ction operates | | | | |
| <u>Exa</u> | <u>mple</u> : Before Instruc | ADDLW 1 | L5h | | | mode wher Section 25 Bit-Oriente Literal Offe | The ver f \leq 95 (5 5.2.3 "Byte-Or ed Instruction set Mode" for | Fh). See fiented and fis in Indexed details. | | |
| | After Instructio | n | | | Words: | 1 | | | | |
| | W = | 25h | | | Cycles: | 1 | | | | |
| | | | | | Q Cycle Activity: Q1 | Q2 | Q3 | Q4 | | |
| | | | | | Decode | Read register 'f' | Process Data | Write to destination | | |
| | | | | | Example: | ADDWF | REG, 0, 0 | | | |
| | | | | | Before Instruc | ction | | | | |
| | | | | | W REG After Instructi | = 17h = 0C2h on | | | | |

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

W

REG

0D9h

0C2h

=

=

| ΒZ | | Branch if | Branch if Zero | | | | | | | |
|---|-----------------|--|--|--|--|--|--|--|--|--|
| Synta | ax: | BZ n | | | | | | | | |
| Oper | ands: | -128 ≤ n ≤ ′ | 127 | | | | | | | |
| Oper | ation: | if ZERO bit (PC) + 2 + 2 | is '1' 2n → PC | | | | | | | |
| Statu | s Affected: | None | | | | | | | | |
| Enco | ding: | 1110 | 1110 0000 nnnn nnnn | | | | | | | |
| Desc | ription: | If the ZERC will branch. The 2's corn added to th have increr instruction, PC + 2 + 2r 2-cycle inst |) bit is '1', ther nplement num e PC. Since th nented to fetch the new addre n. This instruct ruction. | n the program ber '2n' is ne PC will n the next ess will be ion is then a | | | | | | |
| Word | ls: | 1 | 1 | | | | | | | |
| Cycle | es: | 1(2) | | | | | | | | |
| Q Cycle Activity: If Jump: | | | | | | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | | | | | |
| | Decode | Read literal 'n' | Process Data | Write to PC | | | | | | |
| | No operation | No operation | No operation | No operation | | | | | | |
| lf No | o Jump: | | | | | | | | | |
| i | Q1 | Q2 | Q3 | Q4 | | | | | | |
| | Decode | Read literal 'n' | Process Data | No operation | | | | | | |
| Exam | nple: | HERE | BZ Jump | | | | | | | |
| Before Instruction PC After Instruction If ZERO PC If ZERO PC | | tion = ad on = 1; = ad = 0; = ad | dress (HERE dress (Jump dress (HERE |)) + 2) | | | | | | |

| | Subroutil | | | | | | |
|--|---|--|--|--|--|--|--|
| Syntax: | CALL k {, | s} | | | | | |
| Operands: | $\begin{array}{l} 0 \leq k \leq 104 \\ s \in [0,1] \end{array}$ | $0 \le k \le 1048575$ s \in [0,1] | | | | | |
| Operation: | $\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if } s = 1 \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$ | TOS,):1>, STATUS SRS | S, | | | | |
| Status Affected: | None | | | | | | |
| Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) | 1110 1111 | 110s k ₁₉ kkk | k ₇ kkk kkkk | kkkk ₍ kkkk | | | |
| | (PC + 4) is stack. If 's' BSR register respective STATUSS a update occ 20-bit value CALL is a | pushed of = 1, the ¹ ers are al shadow r and BSR urs (defa e 'k' is loa 2-cycle ir | onto the W, STAT so pushe egisters, S. If 's' = ult). The ded into astruction | return US and ed into the WS, 0, no n, the PC<20:1 | | | |
| | • | | | | | | |
| Words: | 2 | | | | | | |
| Words: Cycles: | 2 | | | | | | |
| Words: Cycles: Q Cycle Activity: | 2 | | | | | | |
| Words: Cycles: Q Cycle Activity: Q1 | 2 2 Q2 | Q3 | i | Q4 | | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode | 2 2 Q2 Read literal 'k'<7:0>, | Q3 PUSH F stac | PC to R k ' | Q4 ead litera k'<19:8>, /rite to P0 | | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode No | 2 2 Q2 Read literal 'k'<7:0>, No | Q3 PUSH F stac | PC to R k 4 | Q4 ead litera k'<19:8>, /rite to P0 No | | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode No operation | 2 2 Q2 Read literal 'k'<7:0>, No operation | Q3 PUSH F stac No opera | PC to R k W | Q4 tead litera k'<19:8>, /rite to P0 No operation | | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode No operation Example: | 2 2 Q2 Read literal 'k'<7:0>, No operation HERE | Q3 PUSHF stac No opera | PC to R k / tion (| Q4 lead litera k'<19:8>, <u>/rite to P0</u> No operation , 1 | | | |
| Words: Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct | 2 2 Read literal 'k'<7:0>, No operation HERE | Q3 PUSH F stac No opera | PC to R k W tion d | Q4 lead litera k'<19:8> /rite to PO No opperation , 1 | | | |

After Instruction

PC = TOS = WS = BSRS = STATUSS = address (THERE) address (HERE + 4) W BSR Status

| INC | FSZ | Incremen | t f, skip if 0 | | INF | SNZ | Incremen | t f, skip if ne | ot 0 | | |
|-------------|---|---|-----------------------------------|--|---|--|---|--|-------------------------|--|--|
| Synt | ax: | INCFSZ f | {,d {,a}} | | Synt | ax: | INFSNZ f | {,d {,a}} | | | |
| Ope | ands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | Оре | rands: | $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ | | | | |
| Ope | ration: | (f) + 1 \rightarrow de skip if resul | est, t = 0 | | Ope | ration: | (f) + 1 \rightarrow de skip if resul | (f) + 1 \rightarrow dest, skip if result \neq 0 | | | |
| Statu | is Affected: | None | | | Statu | us Affected: | None | None | | | |
| Enco | odina: | 0011 | 11da ff: | ff ffff | Enco | oding: | 0100 | 10da ff: | ff fff | | |
| Desc | sription: | The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).Description:The contents of incremented. If placed in W. If ' placed back in placed back in register 'f' (default).If the result is '0', the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a 2-cycle instruction.If the result is 'n' instruction.If the result is 'n' instruction.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '0', the Access Bank is selected.If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). SeeGPR bank.Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Bit-Oriented Instruction for the allow | | Its of register 1 d. If 'd' is '0', ti /. If 'd' is '1', th k in register 'f' is not '0', the which is alrea and a NOP is e: aking it a 2-cyc he Access Bai he BSR is use and the extend- led, this instruc- Literal Offset / never f \leq 95 (5) 5.2.3 "Byte-Or ce Instruction set Mode" for | are he result is (default). next dy fetched, is kecuted de selected. d to select the ed instruction ction operates Addressing Fh). See iented and s in Indexed details. | | | | | | |
| Word | ds: | 1 | | | Wor | ds: | 1 | | | | |
| Cycl | es: | 1(2) Note: 3 cy by a | cles if skip and 2-word instru | d followed ction. | Cycl | es: | 1(2) Note: 3 (by | cycles if skip a a 2-word instr | nd followed ruction. | | |
| QC | ycle Activity: | | | | QC | Cycle Activity: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 | | |
| | Decode | Read register 'f' | Process Data | Write to destination | | Decode | Read register 'f' | Process Data | Write to destination | | |
| lf sk | tip: | | | | lf sl | kip: | | | | | |
| | Q1 | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 | | |
| | No | No | No | No | | No | No | No | No | | |
| 16 - 1 | operation | operation | operation | operation | | operation | operation | operation | operation | | |
| II SF | | | | 04 | It si | kip and followe | d by 2-word in | struction: | 0.1 | | |
| | Q1 No | Q2 | Q3 | Q4 | | Q1 | Q2 | Q3 | Q4 | | |
| | operation | operation | operation | operation | | no | N0 operation | operation | no | | |
| | No | No | No | No | | No | No | No | No | | |
| | operation | operation | operation | operation | | operation | operation | operation | operation | | |
| <u>Exar</u> | nple: | HERE NZERO ZERO | INCFSZ CN : : | TT, 1, 0 | <u>Exa</u> | mple: | HERE ZERO NZERO | INFSNZ REG | 5, 1, 0 | | |
| | Before Instruc | tion | | | | Before Instruc | tion | | | | |
| | PC After Instructio CNT If CNT PC | = Address on = CNT + 7 = 0; - Address | S (HERE) | | | PC After Instruction REG If REG PC | = Address on = REG + ≠ 0; = Address | S (HERE) 1 S (NZERO) | | | |
| | If CNT PC | ≠ 0; = Address | S (NZERO) | | | If REG PC | = 0; = Address | s (ZERO) | | | |

| 27.8 | DC Characteristics: In | put/Output Characteristics, | PIC18(L)F2X/4XK22 (Continued) |
|------|------------------------|-----------------------------|-------------------------------|
|------|------------------------|-----------------------------|-------------------------------|

| DC CHARACTERISTICS | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | |
|--------------------|--------|------------------------------------|---|------|-----|-------|--|
| Param No. | Symbol | Characteristic | Min | Тур† | Мах | Units | Conditions |
| | Vol | Output Low Voltage | | | | | |
| D159 | | I/O ports | _ | _ | 0.6 | v | IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V |
| | Voн | Output High Voltage ⁽³⁾ | | | | | |
| D161 | | I/O ports | Vdd - 0.7 | _ | — | V | IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V |

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

| Param. No. | Symbol | Characteristic | | Min | Max | Units | Conditions | |
|---------------|---------|-----------------|--------------|------|-----|-------|------------------------------|--|
| 90 | TSU:STA | Start Condition | 100 kHz mode | 4700 | | ns | Only relevant for Repeated | |
| | | Setup Time | 400 kHz mode | 600 | — | | Start condition | |
| 91 | THD:STA | Start Condition | 100 kHz mode | 4000 | — | ns | After this period, the first | |
| | | Hold Time | 400 kHz mode | 600 | — | | clock pulse is generated | |
| 92 | Tsu:sto | Stop Condition | 100 kHz mode | 4700 | — | ns | | |
| | | Setup Time | 400 kHz mode | 600 | — | | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 4000 | | ns | | |
| | | Hold Time | 400 kHz mode | 600 | — | | | |

TABLE 27-15: I²C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

FIGURE 27-18: I²C BUS DATA TIMING









© 2010-2016 Microchip Technology Inc.





FIGURE 28-41: PIC18LF2X/4XK22 MAXIMUM IDD: RC_IDLE HF-INTOSC





40-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 5x5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | MILLIMETERS | | | |
|----------------------------|-------------|----------|------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | 0.40 BSC | | |
| Optional Center Pad Width | W2 | | | 3.80 |
| Optional Center Pad Length | T2 | | | 3.80 |
| Contact Pad Spacing | C1 | | 5.00 | |
| Contact Pad Spacing | C2 | | 5.00 | |
| Contact Pad Width (X40) | X1 | | | 0.20 |
| Contact Pad Length (X40) | Y1 | | | 0.75 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2156B

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

S 2010-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0907-6