

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K × 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k22-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 4.5 Brown-out Reset (BOR)

PIC18(L)F2X/4XK22 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV<1:0> and BOREN<1:0> bits of the CONFIG2L Configuration register. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV<1:0> bits. If BOR is enabled (any values of BOREN<1:0>, except '00'), any drop of VDD below VBOR for greater than TBOR will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT. If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

The BOR circuit has an output that feeds into the POR circuit and rearms the POR within the operating range of the BOR. This early rearming of the POR ensures that the device will remain in Reset in the event that VDD falls below the operating range of the BOR circuitry.

#### 4.5.1 DETECTING BOR

When BOR is enabled, the  $\overline{\text{BOR}}$  bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of  $\overline{\text{BOR}}$  alone. A more reliable method is to simultaneously check the state of both POR and  $\overline{\text{BOR}}$ . This assumes that the POR and  $\overline{\text{BOR}}$  bits are reset to '1' by software immediately after any POR event. If  $\overline{\text{BOR}}$  is '0' while  $\overline{\text{POR}}$  is '1', it can be reliably assumed that a BOR event has occurred.

#### 4.5.2 SOFTWARE ENABLED BOR

When BOREN<1:0> = 01, the BOR can be enabled or disabled by the user in software. This is done with the SBOREN control bit of the RCON register. Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to the environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even	when	BOR	is	under	software
	contro	l, the B0	OR Res	set v	oltage le	evel is still
	set by	the BO	RV<1:	0> (	Configur	ation bits.
	lt canr	not be c	hangeo	d by	softwar	e.

#### 4.5.3 DISABLING BOR IN SLEEP MODE

When BOREN<1:0> = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

#### 4.5.4 MINIMUM BOR ENABLE TIME

Enabling the BOR also enables the Fixed Voltage Reference (FVR) when no other peripheral requiring the FVR is active. The BOR becomes active only after the FVR stabilizes. Therefore, to ensure BOR protection, the FVR settling time must be considered when enabling the BOR in software or when the BOR is automatically enabled after waking from Sleep. If the BOR is disabled, in software or by reentering Sleep before the FVR stabilizes, the BOR circuit will not sense a BOR condition. The FVRST bit of the VREFCON0 register can be used to determine FVR stability.

# PIC18(L)F2X/4XK22

The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack (TOS) Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

#### 5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the Global Interrupt Enable (GIE) bits while accessing the stack to prevent inadvertent stack corruption.



#### FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS

#### 5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (stack full) Status bit and the STKUNF (Stack Underflow) Status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31<sup>st</sup> push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

## PIC18(L)F2X/4XK22



### FIGURE 5-9: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	1 as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	INT2IP: INT2	External Interr	upt Priority bi	t			
	1 = High prio	rity					
L'HO	0 = Low prior	ity Easterne et lasterne					
DIT 6	INTTIP: INTT	External Interr	upt Priority bi	τ			
	1 = High pho 0 = Low prior	itv					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	INT2IE: INT2	External Interr	upt Enable bi	t			
	1 = Enables t	the INT2 extern	nal interrupt				
	0 = Disables	the INT2 exter	nal interrupt				
bit 3	INT1IE: INT1	External Interr	upt Enable bi	t			
	1 = Enables t 0 = Disables	the INT1 extern the INT1 extern	nal interrupt				
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	INT2IF: INT2	External Interr	upt Flag bit				
	1 = The INT2	external inter	upt occurred	(must be clear	ed bv software)		
	0 = The INT2	external inter	rupt did not o	ccur	,		
bit 0	INT1IF: INT1	External Interr	upt Flag bit				
	1 = The INT1	external interi	upt occurred	(must be clear	ed by software)		
	0 = The INT1	external inter	rupt did not o	ccur			
Note:	Interrupt flag bits a	re set when an	interrupt				
	condition occurs, re	egardless of the	e state of				
	its corresponding e	enable bit or the	ne global				
	the appropriate inte	errupt flag bits	are clear				
	prior to enabling a	n interrupt. Thi	s feature				
	allows for software	polling.					

#### REGISTER 9-3: INTCON3: INTERRUPT CONTROL 3 REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	CCP5IF	CCP4IF	CCP3IF
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	Iown
bit 7-3	Unimplement	ted: Read as '	כ'				
bit 2	CCP5IF: CCP	95 Interrupt Fla	g bits				
	Capture mode	<u>):</u>	. /				
	1 = A TMR res0 = No TMR r	egister capture register captur	occurred (mus e occurred	st de cleared II	n software)		
	Compare mod	<u>le:</u>				,	
	1 = A IMR re	egister compare	e match occur	red (must be c	leared in softwa	are)	
	PWM mode:						
	Unused in PW	/M mode.					
bit 1	CCP4IF: CCP	94 Interrupt Fla	g bits				
	Capture mode	<u>):</u>					
	1 = A TMR re 0 = No TMR	egister capture register capture	occurred (mu: e occurred	st be cleared in	n software)		
	Compare mod	<u>le:</u>					
	1 = A TMR re	egister compare	e match occur	red (must be c	leared in softwa	are)	
	0 = No TMR	register compa	re match occu	urred			
	Unused in PW	/M mode.					
bit 0	CCP3IF: ECC	P3 Interrupt F	ag bits				
	Capture mode	<u>):</u>					
	1 = A TMR re 0 = No TMR	egister capture	occurred (mus	st be cleared in	n software)		
	Compare mod	<u>le:</u>					
	1 = A TMR re	gister compare	e match occur	red (must be c	leared in softwa	are)	
	0 = No TMR	register compa	re match occu	urred			
	<u>PWM mode:</u>	/M mode					

#### REGISTER 9-7: PIR4: PERIPHERAL INTERRUPT (FLAG) REGISTER 4

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2		—	150
ECCP1AS	CCP1ASE		CCP1AS<2:0>		PSS1A0	C<1:0>	PSS1B	D<1:0>	202
CCP1CON	P1M<	1:0>	DC1B<	1:0>		CCP1M<3:0	)>		198
ECCP2AS	CCP2ASE		CCP2AS<2:0>		PSS2A0	C<1:0>	PSS2B	SD<1:0>	202
CCP2CON	P2M<	1:0>	DC2B<	1:0>		CCP2M<3:0	)>		198
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	323
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	152
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	148
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	270
SLRCON	_	_	—	SLRE <sup>(1)</sup>	SLRD <sup>(1)</sup>	SLRC	SLRB	SLRA	153
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM<3:0	>		253
T1CON	TMR1CS	S<1:0>	T1CKPS-	<1:0>	T1SOSCEN	T1SYNC	T1RD16	TMR10N	166
T3CON	TMR3CS	S<1:0>	T3CKPS-	<1:0>	T3SOSCEN	T3SYNC	T3RD16	TMR3ON	166
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/DONE	T3GVAL	T3GS	S<1:0>	167
T5CON	TMR5CS	S<1:0>	T5CKPS-	<1:0>	T5SOSCEN	T5SYNC	T5RD16	TMR5ON	166
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	151
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	269

#### TABLE 10-9: REGISTERS ASSOCIATED WITH PORTC

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

**Note 1:** Available on PIC18(L)F4XK22 devices.

#### TABLE 10-10: CONFIGURATION REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	_	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTC.

## 14.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all CCP/ECCP modules. The difference between CCP and ECCP modules are in the Pulse-Width Modulation (PWM) function. In CCP modules, the standard PWM function is identical. In ECCP modules, the Enhanced PWM function has either full-bridge or half-bridge PWM output. Full-bridge ECCP modules have four available I/O pins while half-bridge ECCP modules and can be configured as standard PWM modules. See Table 14-1 to determine the CCP/ECCP functionality available on each device in this family.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC18(L)F23K22 PIC18(L)F24K22 PIC18(L)F25K22 PIC18(L)F25K22 PIC18(L)F26K22	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)
PIC18(L)F43K22 PIC18(L)F44K22 PIC18(L)F45K22 PIC18(L)F46K22	Enhanced PWM Full-Bridge	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM (Special Event Trigger)

## 14.2 Compare Mode

The Compare mode function described in this section is identical for all CCP and ECCP modules available on this device family.

Compare mode makes use of the 16-bit TimerX resources, Timer1, Timer3 and Timer5. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMRxH:TMRxL register pair. When a match occurs, one of the following events can occur:

- Toggle the CCPx output
- · Set the CCPx output
- Clear the CCPx output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 14-2 shows a simplified diagram of the Compare operation.

#### FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Conversion if ADCON<0>, ADON = 1.

## 14.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Some CCPx outputs are multiplexed on a couple of pins. Table 14-2 shows the CCP output pin Multiplexing. Selection of the output pin is determined by the CCPxMX bits in Configuration register 3H (CONFIG3H). Refer to Register 24-4 for more details.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

## 14.2.2 TimerX MODE RESOURCE

In Compare mode, 16-bit TimerX resource must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 12.0 "Timer1/3/5 Module with Gate Control" for more information on configuring the 16-bit TimerX resources.

Note: Clocking TimerX from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TimerX must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 14.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

#### 14.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shootthrough current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 14-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 14-6) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### FIGURE 14-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



## FIGURE 14-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 15.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSPx module configured as an  $I^2C$  slave in 10-bit Addressing mode (Figure 15-20) and is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCLx.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

Note: If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a <u>data</u> byte to the slave and clocks out the slaves <u>ACK</u> on the 9th SCLx pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCLx.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

#### 15.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCLx line is held low are the same. Figure 15-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 15-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

#### REGISTER 15-5: SSPxCON3: SSPx CONTROL REGISTER 3 (CONTINUED)

- **DHEN:** Data Hold Enable bit (I<sup>2</sup>C Slave mode only)
  - 1 = Following the 8th falling edge of SCLx for a received data byte; slave hardware clears the CKP bit of the SSPxCON1 register and SCLx is held low.
  - 0 = Data holding is disabled

bit 0

- **Note 1:** For daisy-chained SPI operation; allows the user to ignore all but the last received byte. SSPxOV is still set when a new byte is received and BF = 1, but hardware continues to write the most recent byte to SSPxBUF.
  - **2:** This bit has no effect in Slave modes for which Start and Stop condition detection is explicitly listed as enabled.
  - 3: The ACKTIM Status bit is active only when the AHEN bit or DHEN bit is set.

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

#### REGISTER 15-6: SSPxMSK: SSPx MASK REGISTER

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-1 MSK<7:1>: Mask bits

- 1 = The received address bit n is compared to SSPxADD<n> to detect I<sup>2</sup>C address match
- 0 = The received address bit n is not used to detect I<sup>2</sup>C address match

#### bit 0 **MSK<0>:** Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address

 $I^2C$  Slave mode, 10-bit address (SSPxM<3:0> = 0111 or 1111):

- 1 = The received address bit 0 is compared to SSPxADD<0> to detect  $I^2C$  address match
- 0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match
- I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

## 16.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- · Programmable clock and data polarity

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

#### FIGURE 16-1: EUSART TRANSMIT BLOCK DIAGRAM



## 18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The analog comparator module includes the following features:

- Independent comparator control
- Programmable input selection
- Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- Programmable Speed/Power optimization
- PWM shutdown
- · Programmable and fixed voltage reference
- Selectable Hysteresis

#### 18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

#### FIGURE 18-1: SINGLE COMPARATOR



## 24.0 SPECIAL FEATURES OF THE CPU

PIC18(L)F2X/4XK22 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Code Protection
- ID Locations
- In-Circuit Serial Programming<sup>™</sup>

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 2.0 "Oscillator Module (With Fail-Safe Clock Monitor)".

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18(L)F2X/4XK22 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

## 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In Normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.6 "Writing to Flash Program Memory".

Mnemo	onic,	Description	Cycles	16-	Bit Instr	uction W	/ord	Status	Natao
Opera	nds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORI	ENTED C	OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1 ΄	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	$f_s, f_d$	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0. u	f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	-
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	,
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	-
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

TABLE 25-2: PIC18(L)F2X/4XK22 INSTRUCTION SET

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

# PIC18(L)F2X/4XK22

BNC	;	Branch if	Not Carry						
Synta	ax:	BNC n							
Oper	ands:	-128 ≤ n ≤ ′	127						
Oper	ation:	if CARRY b (PC) + 2 + 2	it is '0' 2n → PC						
Statu	s Affected:	None							
Enco	ding:	1110	0011 nn:	nn nnnn					
Desc	ription:	If the CARR will branch. The 2's con added to the incremente instruction, PC + 2 + 2r 2-cycle inst	If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a						
Word	ls:	1	1						
Cycle	es:	1(2)							
Q C If Ju	ycle Activity: mp: Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	Write to PC					
	No operation	No operation	No operation	No operation					
lf No	o Jump:								
	Q1	Q2	Q3	Q4					
	Decode	Read literal 'n'	Process Data	No operation					
<u>Exan</u>	nple:	HERE	BNC Jump						
Before Instruction PC = address (HERE) After Instruction If CARRY = 0; PC = address (Jump)									
	If CARRY PC	τ = 1; = ad	dress (HERE	+ 2)					

BNN		Branch if Not Negative									
Synta	IX:	BNN n	BNN n								
Opera	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$								
Opera	ation:	if NEGATIV (PC) + 2 + 2	if NEGATIVE bit is '0' (PC) + 2 + 2n $\rightarrow$ PC								
Statu	s Affected:	None	None								
Enco	ding:	1110	0111 nnr	nn nnnn							
Desc	ription:	If the NEGA program wi The 2's con added to the incremente instruction, PC + 2 + 2r 2-cycle inst	If the NEGATIVE bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cycle instruction								
Word	s:	1	1								
Cycle	s:	1(2)									
Q Cy If Ju	vcle Activity: mp: O1	02	03	04							
	Decode	Read literal	Process	Write to PC							
·	No	No	No	No							
	operation	operation	operation	operation							
If No	Jump:		•	·							
	Q1	Q2	Q3	Q4							
	Decode	Read literal	Process	No							
		'n'	ʻn' Data opera								
Example: HERE BNN Jump											
PC = address (HERE) After Instruction If NEGATIVE = 0; $PC = address (Jump)$ If NEGATIVE = 1; $PC = address (HERE + 2)$											

# PIC18(L)F2X/4XK22

TBL	RD	Table Read							
Synta	ax:	TBLRD ( *; *+; *-; +*)							
Oper	ands:	None							
Oper	ation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;							
Statu	s Affected:	None							
Enco	ding:	0000 0000			0000	)	10nn nn=0 * =1 *+ =2 *- =3 +*		
Description: This instruction is used to read t of Program Memory (P.M.). To a program memory, a pointer calle Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) p each byte in the program memo has a 2-Mbyte address range. TBLPTR[0] = 0: Least Sig of Progra Word TBLPTR[0] = 1: Most Sig of Prograw Word The TBLRD instruction can modi of TBLPTR as follows: • no change • post-increment • pre-increment				d the add add add p add p add add add add add add add add add add	e contents dress the Table ints to . TBLPTR ificant Byte n Memory ficant Byte n Memory the value				
Words:		1							
Cycle	es:	2							
QC	ycle Activity	/: 			•••		<b>.</b>		
1	Q1	Q2		Q3 Q4			Q4		
	Decode	No operatio	on	оре	No eration		No operation		

No operation (Read Program

Memory)

No

operation

No operation

(Write TABLAT)

Example1:	TBLRD	*+	;	
Before Instructio	n			
TABLAT			=	55h
	004356h	`	=	00A356h 34h
After Instruction	0070001	,	-	0-11
TABLAT			=	34h
TBLPTR			=	00A357h
Example2:	TBLRD	+*	;	
Before Instructio	n			
TABLAT TBLPTR MEMORY (	(01A357h)	)	= = =	AAh 01A357h 12h
MEMORY	01A358h	)	=	34h
After Instruction				
TABLAT TBLPTR			=	34h 01A358h

No

operation

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param No.	Device Characteristics	Тур	Max	Units	Conditions				
D135		0.9	18	μΑ	-40°C	VDD = 1.8V	Fosc = 32 kHz		
		1.0	18	μΑ	+25°C		(SEC_IDLE mode,		
		1.1	_	μΑ	+60°C				
		1.3	20	μΑ	+85°C		Fosc = 32 kHz ( <b>SEC_IDLE</b> mode, SOSC source)		
		2.3	22	μΑ	+125°C				
D136		1.3	20	μΑ	-40°C	VDD = 3.0V			
		1.4	20	μΑ	+25°C				
		1.5	—	μΑ	+60°C				
		1.8	22	μΑ	+85°C				
		2.9	25	μΑ	+125°C				
D137		12	30	μΑ	-40°C	VDD = 2.3V			
		13	30	μΑ	+25°C				
		14	30	μΑ	+85°C				
		16	45	μΑ	+125°C				
D138		13	35	μΑ	-40°C	VDD = 3.0V			
		14	35	μΑ	+25°C				
		16	35	μΑ	+85°C				
		18	50	μA	+125°C				
D139		14	40	μA	-40°C	VDD = 5.0V			
		15	40	μΑ	+25°C				
		16	40	μΑ	+85°C				
		18	60	μA	+125°C				

#### 27.7 DC Characteristics: Secondary Oscillator Supply Current, PIC18(L)F2X/4XK22

**Note 1:** The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

Test condition: All Peripheral Module Control bits in PMD0, PMD1 and PMD2 set to '1'.

2: The test conditions for all IDD measurements in active operation mode are:

All I/O pins set as outputs driven to Vss;

 $\overline{MCLR} = VDD;$ 

SOSCI / SOSCO = complementary external square wave, from rail-to-rail.

DC CHA	RACTER	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Symbol	Characteristic	Min Typ† Max		Units	Conditions		
	VIL	Input Low Voltage						
		I/O PORT:						
D140		with TTL buffer			0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D140A					0.15 Vdd	V	$1.8V \leq V\text{DD} \leq 4.5V$	
D141		with Schmitt Trigger buffer	_		0.2 Vdd	V	$2.0V \leq V\text{DD} \leq 5.5V$	
		with I <sup>2</sup> C levels	—	—	0.3 Vdd	V		
		with SMBus levels	—	—	0.8	V	$2.7V \leq V\text{DD} \leq 5.5V$	
D142		MCLR, OSC1 (RC mode) <sup>(1)</sup>	—	—	0.2 Vdd	V		
D142A		OSC1 (HS mode)	—	—	0.3 Vdd	V		
	Viн	Input High Voltage						
		I/O ports:		—				
D147		with TTL buffer	2.0		_	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D147A			0.25 Vdd+ 0.8	-	—	V	$1.8V \leq V\text{DD} \leq 4.5V$	
D148		with Schmitt Trigger buffer	0.8 Vdd	_	—	V	$2.0V \le V\text{DD} \le 5.5V$	
		with I <sup>2</sup> C levels	0.7 Vdd	—		V		
		with SMBus levels	2.1	_		V	$2.7V \leq V\text{DD} \leq 5.5V$	
D149		MCLR	0.8 Vdd		_	V		
D150A		OSC1 (HS mode)	0.7 Vdd		_	V		
D150B		OSC1 (RC mode) <sup>(1)</sup>	0.9 Vdd		_	V		
	lı∟	Input Leakage I/O and MCLR <sup>(2),(3)</sup>					$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$	
D155		I/O ports and MCLR		0.1 0.7 4 35	50 100 200 1000	nA nA nA nA	≤ +25°C <sup>(4)</sup> +60°C +85°C +125°C	
	IPU	Weak Pull-up Current <sup>(4)</sup>						
D158	Ipurb	PORTB weak pull-up current	25 25	85 130	200 300	μΑ μΑ	VDD = 3.3V, VPIN = VSS VDD = 5.0V, VPIN = VSS	

## 27.8 DC Characteristics: Input/Output Characteristics, PIC18(L)F2X/4XK22

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC<sup>®</sup> device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> <sup>(2)</sup> -	¥	<u>/xx</u>	<u>xxx</u>	Exa	mple	es:
Device	Tape and Reel Option	Temperatur Range	e Package	Pattern	a) b)	PIC PDI PIC pac	18(L)F45K22-E/P 301 = Extended temp., P package, QTP pattern #301. 18F46K22-I/SO = Industrial temp., SOIC kage.
Device:	PIC18F23K22, PIC18F24K22, PIC18F25K22, PIC18F26K22, PIC18F43K22, PIC18F44K22, PIC18F45K22, PIC18F46K22,	PIC18LF23K22 PIC18LF24K22 PIC18LF25K22 PIC18LF26K22 PIC18LF43K22 PIC18LF44K22 PIC18LF46K22			c) d)	PIC pac PIC tem	18F46K22-E/P = Extended temp., PDIP kage. 18F46K22T-I/ML = Tape and reel, Industrial p., QFN package.
Tape and Reel Option:	Blank = standa T = Tape and F	urd packaging (tu Reel <sup>(1),</sup> (2)	ibe or tray)				
Temperature Range: Package:	$E = -40^{\circ}$ $I = -40^{\circ}$ $ML = QFN$ $MV = UQF$ $P = PDII$ $PT = TQF$ $SO = SOH$ $SP = Skin$ $SS = SSC$	°C to +125°C °C to +85°C °N °P (Thin Quad F C ny Plastic DIP P	(Extended) (Industrial) atpack)		Note	e 1: 2:	Tape and Reel option is available for ML, MV, PT, SO and SS packages with industrial Temperature Range only. Tape and Reel identifier only appears in catalog part number description. This identifier is used for ordering purposes and is not printed on the device package.
Pattern:	QTP, SQTP, Co (blank otherwis	ode or Special R se)	equirements				