



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	64MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (16K x 16)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf45k22-i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 POWER-MANAGED MODES

PIC18(L)F2X/4XK22 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The power-managed modes include several powersaving features offered on previous PIC<sup>®</sup> microcontroller devices. One of the clock switching features allows the controller to use the secondary oscillator (SOSC) in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC microcontroller devices, where all device clocks are stopped.

# 3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- Whether or not the CPU is to be clocked
- The selection of a clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

Modo	OSCCON Bits		Module	Clocking					
Mode	IDLEN <sup>(1)</sup> SCS<1:0>		CPU	Peripherals	Available Clock and Oscillator Source				
Sleep	0	N/A	Off	Off	None – All clocks are disabled				
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, RC, EC and Internal Oscillator Block <sup>(2)</sup> . This is the normal full-power execution mode.				
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator				
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block <sup>(2)</sup>				
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC				
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC Oscillator				
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block <sup>(2)</sup>				

### TABLE 3-1: POWER-MANAGED MODES

# 3.1.1 CLOCK SOURCES

The SCS<1:0> bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC<3:0> Configuration bits
- the secondary clock (the SOSC oscillator)
- the internal oscillator block

#### 3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. Refer to **Section 2.11 "Clock Switching"** for more information.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes HFINTOSC and HFINTOSC postscaler, as well as the LFINTOSC source.

# PIC18(L)F2X/4XK22

On transitions from RC\_RUN mode to PRI\_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-3). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The LFINTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

# FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC\_RUN MODE



#### FIGURE 3-2: TRANSITION TIMING FROM SEC\_RUN MODE TO PRI\_RUN MODE (HSPLL)



## 3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by any one of the following:

- an interrupt
- a Reset
- a Watchdog Time-out

This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

#### 3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

The instruction immediately following the SLEEP instruction is executed on all exits by interrupt from Idle or Sleep modes. Code execution then branches to the interrupt vector if the GIE/GIEH bit of the INTCON register is set, otherwise code execution continues without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

### 3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see **Section 3.2 "Run Modes"** and **Section 3.3 "Sleep Mode**"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see **Section 24.3 "Watchdog Timer (WDT)**").

The WDT timer and postscaler are cleared by any one of the following:

- executing a **SLEEP** instruction
- executing a CLRWDT instruction
- the loss of the currently selected clock source when the Fail-Safe Clock Monitor is enabled
- modifying the IRCF bits in the OSCCON register when the internal oscillator block is the device clock source

### 3.5.3 EXIT BY RESET

Exiting Sleep and Idle modes by Reset causes code execution to restart at address '0'. See **Section 4.0** "**Reset**" for more details.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator.

#### 3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI\_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC, INTOSC, and INTOSCIO modes). However, a fixed delay of interval TCsD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

### TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up <sup>(2)</sup> a	Exit from	
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode
HSPLL	66 ms <sup>(1)</sup> + 1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>	1024 Tosc + 2 ms <sup>(2)</sup>
HS, XT, LP	66 ms <sup>(1)</sup> + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	66 ms <sup>(1)</sup>	_	—
RC, RCIO	66 ms <sup>(1)</sup>	_	—
INTIO1, INTIO2	66 ms <sup>(1)</sup>	_	—

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.2: 2 ms is the nominal time required for the PLL to lock.

# FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)



# FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES<3:0>).

#### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		(ARG1L • ARG2L)

# EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES	;
	MOVFF	PRODL, RES	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES	;
	MOVFF	PRODL, RES	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES<3:0>). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0 = ARG1H:A	RG1L • ARG2H:ARG2L
= (ARG1H •	ARG2H • $2^{16}$ ) +
(ARG1H •	$ARG2L \bullet 2^8) +$
(ARG1L •	$ARG2H \bullet 2^8) +$
(ARG1L •	ARG2L) +
(-1 • ARG	$2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
(-1 • ARG	$1H < 7 > \bullet ARG2H:ARG2L \bullet 2^{16}$

# EXAMPLE 8-4:

#### 16 x 16 SIGNED MULTIPLY ROUTINE

MOVF	ARG1L, W	
MULWF	ARG2L	; ARG1L * ARG2L ->
		; PRODH:PRODL
MOVFF	PRODH, RES1	;
MOVFF	PRODL, RESO	;
;		
MOVF	ARG1H, W	
MULWF	ARG2H	; ARG1H * ARG2H ->
		; PRODH:PRODL
MOVFF	PRODH, RES3	;
MOVFF	PRODL, RES2	;
;		
MOVE	ARGIL, W	
MULWF	ARG2H	; ARGIL * ARG2H ->
MOVIE		, PRODH PRODL
MOVE	PRODL, W	·
ADDWF	RESI, F	, Add Cross
ADDWEC	PRODE, W	, products
CLPE	MDFC	;
ADDWFC	RESS F	;
;	RESS, I	,
MOVE	ARG1H W	;
MULWE	ARG2L	, ; ARG1H * ARG2L ->
1102111	Intobe	; PRODH:PRODL
MOVF	PRODL, W	i
ADDWF	RES1, F	; Add cross
MOVF	PRODH, W	; products
ADDWFC	RES2, F	;
CLRF	WREG	;
ADDWFC	RES3, F	;
;		
BTFSS	ARG2H, 7	; ARG2H:ARG2L neg?
BRA	SIGN_ARG1	; no, check ARG1
MOVF	ARG1L, W	;
SUBWF	RES2	;
MOVF	ARG1H, W	;
SUBWFB	RES3	
;		
SIGN_ARG1		
BTFSS	ARGIH, 7	; ARGIH:ARGIL neg?
BRA	CONT_CODE	, no, aone
MOVE	AKGZL, W	:
DURME	REGZ NDCJU W	:
SIIBMED	ARGZA, W RF93	1
;	1000	
, CONT CODF		
:		

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELD <sup>(1)</sup>	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	150
BAUDCON2	ABDOVF	RCIDL	DTRXP	CKTXP	BRG16	—	WUE	ABDEN	271
CCP1CON	P1M<	:1:0>	DC1E	3<1:0>		CCP1N	1<3:0>		198
CCP2CON	P2M<	:1:0>	DC2E	DC2B<1:0>		CCP2M<3:0>			
CCP4CON	—	—	DC4E	3<1:0>	CCP4M<3:0>				198
LATD <sup>(1)</sup>	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	152
PORTD <sup>(1)</sup>	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	148
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	270
SLRCON <sup>(1)</sup>	—	—	—	SLRE	SLRD	SLRC	SLRB	SLRA	153
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		253
TRISD <sup>(1)</sup>	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	151

# TABLE 10-12: REGISTERS ASSOCIATED WITH PORTD

Legend: — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

Note 1: Available on PIC18(L)F4XK22 devices.

#### TABLE 10-13: CONFIGURATION REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CONFIG3H	MCLRE	—	P2BMX	T3CMX	HFOFST	CCP3MX	PBADEN	CCP2MX	348

**Legend:** — = unimplemented locations, read as '0'. Shaded bits are not used for PORTD.

# 13.1 Timer2/4/6 Operation

The clock input to the Timer2/4/6 module is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMRx register
- a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note: TMRx is not cleared when TxCON is written.

### 13.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIR1/PIR5 registers. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE of the PIE1/PIE5 registers. Interrupt Priority is selected with the TMRxIP bit in the IPR1/IPR5 registers.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

# 13.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. The timer to be used with a specific CCP module is selected using the CxTSEL<1:0> bits in the CCPTMRS0 and CCPTMRS1 registers.

Timer2 can be optionally used as the shift clock source for the MSSPx modules operating in SPI mode by setting SSPM<3:0> = 0011 in the SSPxCON1 register. Additional information is provided in Section 15.0 "Master Synchronous Serial Port (MSSP1 and MSSP2) Module".

# 13.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

# 13.5 Peripheral Module Disable

When a peripheral module is not used or inactive, the module can be disabled by setting the Module Disable bit in the PMD registers. This will reduce power consumption to an absolute minimum. Setting the PMD bits holds the module in Reset and disconnects the module's clock source. The Module Disable bits for Timer2 (TMR2MD), Timer4 (TMR4MD) and Timer6 (TMR6MD) are in the PMD0 Register. See Section 3.0 "Power-Managed Modes" for more information.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PxRSEN				PxDC<6:0>				
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'		
u = Bit is un	u = Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is s	et	'0' = Bit is clea	ared					
bit 7	PxRSEN: P	WM Restart Ena	ıble bit					
	1 = Upon at the PW	uto-shutdown, th M restarts auton	e CCPxASE I	bit clears automa	atically once the	e shutdown eve	ent goes away;	
	0 = Upon a	uto-shutdown, C	CPxASE mus	st be cleared in	software to res	tart the PWM		
bit 6-0	bit 6-0 <b>PxDC&lt;6:0&gt;:</b> PWM Delay Count bits							
	PxDCx = Nt	umber of Fosc/	4 (4 * Tosc)	cycles between	the schedule	d time when a	a PWM signal	

#### REGISTER 14-6: PWMxCON: ENHANCED PWM CONTROL REGISTER

#### REGISTER 14-7: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
—	—		STRxSYNC	STRxD	STRxC	STRxB	STRxA
bit 7							bit 0

should transition active and the actual time it transitions active

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>STRxSYNC:</b> Steering Sync bit 1 = Output steering update occurs on next PWM period 0 = Output steering update occurs at the beginning of the instruction cycle boundary
bit 3	<b>STRxD:</b> Steering Enable bit D 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxD pin is assigned to port pin
bit 2	<b>STRxC:</b> Steering Enable bit C 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxC pin is assigned to port pin
bit 1	<b>STRxB:</b> Steering Enable bit B 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxB pin is assigned to port pin
bit 0	<b>STRxA:</b> Steering Enable bit A 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0> 0 = PxA pin is assigned to port pin
Note 1.	The DWM Steering mode is evoluble only when the CCDyCON register hits CCDyM (20) 11 a

**Note 1:** The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

# 15.6 I<sup>2</sup>C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPxM bits in the SSPxCON1 register and by setting the SSPxEN bit. In Master mode, the SCLx and SDAx lines are set as inputs and are manipulated by the MSSPx hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- Start condition detected
- Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

# 15.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See Section 15.7 "Baud Rate Generator" for more detail.

# 17.1.5 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON2 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11 TAD periods as shown in Figure 17-3.

For correct conversion, the appropriate TAD specification must be met. See A/D conversion requirements in Table 27-22 for more information. Table 17-1 gives examples of appropriate ADC clock selections.

Note:	Unless using the FRC, any changes in the							
	system clock frequency will change the							
	ADC clock frequency, which may							
	adversely affect the ADC result.							

# 17.1.6 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital Conversion. The ADC interrupt enable is the ADIE bit in the PIE1 register and the interrupt priority is the ADIP bit in the IPR1 register. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADIF bit must be cleared by software.

**Note:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the Interrupt Service Routine.

TABLE 17-1:	ADC CLOCK PERIOD	(TAD) Vs. DEVICE OPERATING FREQUENCIES
-------------	------------------	--

ADC Clock	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	64 MHz	16 MHz	4 MHz	1 MHz		
Fosc/2	000	31.25 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs		
Fosc/4	100	62.5 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	1.0 μs	4.0 μs <sup>(3)</sup>		
Fosc/8	001	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>		
Fosc/16	101	250 ns <sup>(2)</sup>	1.0 μs	4.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>		
Fosc/32	010	500 ns <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>		
Fosc/64	110	1.0 μs	4.0 μs <sup>(3)</sup>	16.0 μs <b><sup>(3)</sup></b>	64.0 μs <sup>(3)</sup>		
FRC	x11	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>	1-4 μs <sup>(1,4)</sup>		

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of  $1.7 \ \mu$ s.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

**4:** The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock Fosc. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

# 17.4 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 17-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 17-5. The maximum recommended impedance for analog sources is  $3 \ k\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D

acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

# EQUATION 17-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50°C and external impedance of 10k 
$$\Omega$$
 3.0V VDD  

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient
= TAMP + TC + TCOFF
= 5µs + TC + [(Temperature - 25°C)(0.05µs/°C)]
The value for TC can be approximated with the following equations:
$$V_{APPLIED}\left(1 - \frac{1}{2047}\right) = V_{CHOLD} \qquad :[1] V_{CHOLD} charged to within 1/2 lsb
$$V_{APPLIED}\left(1 - e^{-\frac{TC}{RC}}\right) = V_{CHOLD} \qquad :[2] V_{CHOLD} charge response to VAPPLIED
$$V_{APPLIED}\left(1 - e^{-\frac{TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{2047}\right) \qquad :combining [1] and [2]$$
Solving for Tc:  

$$T_{C} = -C_{HOLD}(RIC + RSS + RS) ln(1/2047)$$

$$= -13.5pF(Ik\Omega + 700\Omega + 10k\Omega) ln(0.0004885)$$

$$= 1.20\mu s$$$$$$$$

 $TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ = 7.45\mu s

**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

# 18.9 Register Definitions: Comparator Control

#### **REGISTER 18-1: CMxCON0: COMPARATOR x CONTROL REGISTER**

R/W-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	
CxON CxOUT		CxOE	CxPOL	CxSP	CxR	CxCH	<1:0>	
bit 7							bit 0	
<b></b>								
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 7	<b>CxON:</b> Comp 1 = Compara 0 = Compara	arator Cx Enal tor Cx is enable tor Cx is disabl	ole bit ed ed					
bit 6	<b>CxOUT:</b> Com $\frac{\text{If } CxPOL = 1}{CxOUT = 0 \text{ w}}$ $CxOUT = 1 \text{ w}$ $\frac{\text{If } CxPOL = 0}{CxOUT = 1 \text{ w}}$ $CxOUT = 1 \text{ w}$ $CxOUT = 0 \text{ w}$	parator Cx Out (inverted polar then CxVIN+ > then CxVIN+ < (non-inverted p then CxVIN+ > then CxVIN+ <	put bit <u>ity):</u> CxVIN- CxVIN- <u>polarity):</u> CxVIN- CxVIN-					
bit 5	<b>CxOE:</b> Comp 1 = CxOUT is 0 = CxOUT is	arator Cx Outp present on the internal only	out Enable bit e CxOUT pin <sup>(1</sup>	)				
bit 4	<b>CxPOL:</b> Com 1 = CxOUT lo 0 = CxOUT lo	parator Cx Ou ogic is inverted ogic is not inver	tput Polarity S ted	elect bit				
bit 3	<b>CxSP:</b> Comp 1 = Cx operat 0 = Cx operat	arator Cx Spee tes in Normal-F tes in Low-Pow	d/Power Sele Power, Higher ver, Low-Spee	ct bit Speed mode d mode				
bit 2	<b>CxR:</b> Compare 1 = CxVIN+ co 0 = CxVIN+ co	rator Cx Refere onnects to CXV onnects to C12	ence Select bit REF output IN+ pin	t (non-inverting	input)			
bit 1-0	CxCH<1:0>: 00 = C12IN0- 01 = C12IN1- 10 = C12IN2- 11 = C12IN3-	Comparator C: pin of Cx conr pin of Cx conr pin of Cx conr pin of Cx conr pin of Cx conr	Channel Sel nects to CxVIN nects to CxVIN nects to CxVIN nects to CxVIN	ect bit  -  -  -				

**Note 1:** Comparator output requires the following three conditions: CxOE = 1, CxON = 1 and corresponding port TRIS bit = 0.

U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
—	—		WDT	PS<3:0>		WDTEI	N<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programma	ble bit	U = Unimpleme	ented bit, read as	0'	
-n = Value wh	en device is unprog	Irammed		x = Bit is unkno	wn		
bit 7-6	Unimplemente	ed: Read as '0'					
bit 5-2	WDTPS<3:0>:	Watchdog Timer	Postscale Selec	ct bits			
	1111 = 1:32,76	68					
	1110 <b>= 1:16,3</b> 8	34					
	1101 = 1:8,192	2					
	1100 = 1:4,096	6					
	1011 = 1:2,048	3					
	1010 = 1:1,024	1					
	1001 <b>= 1:512</b>						
	1000 <b>= 1:256</b>						
	0111 <b>= 1:128</b>						
	0110 <b>= 1:64</b>						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8						
	0010 = 1:4						
	0001 = 1:2						
	0000 = 1.1						
bit 1-0	WDTEN<1:0>:	Watchdog Timer	Enable bits				
	11 = WDT ena	bled in hardware;	SWDTEN bit di	sabled			
	10 = WDI cont	trolled by the SWL	DIEN bit				
	01 = WDT ena	bled when device	is active, disab	led when device is	s in Sleep; SWDTI	EN bit disabled	
	00 = WDT disa	bled in hardware;	SWDTEN bit d	isabled			

# REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH

# PIC18(L)F2X/4XK22

ΒZ		Branch if	Branch if Zero					
Syntax:		BZ n	BZ n					
Oper	ands:	-128 ≤ n ≤ ′	127					
Oper	ation:	if ZERO bit (PC) + 2 + 2	is '1' 2n → PC					
Statu	s Affected:	None						
Enco	ding:	1110	0000 nn	nn nnnn				
Desc	ription:	If the ZERC will branch. The 2's com added to th have increr instruction, PC + 2 + 2r 2-cycle inst	If the ZERO bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a 2-cvcle instruction.					
Word	ls:	1						
Cycle	es:	1(2)						
Q Cycle Activity:								
	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	Write to PC				
	No operation	No operation	No operation	No operation				
lf No	o Jump:							
i	Q1	Q2	Q3	Q4				
	Decode	Read literal 'n'	Process Data	No operation				
Example:		HERE	BZ Jump	, · · _ ]				
Before Instruction PC After Instruction If ZERO PC If ZERO PC		tion = ad on = 1; = ad = 0; = ad	dress (HERE dress (Jump dress (HERE	) ) + 2)				

	Subrouti	ne Call				
Syntax:	CALL k {,;	s}				
Operands:	$0 \le k \le 104$ s $\in$ [0,1]	8575				
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC{<}20 \\ if \ s = 1 \\ (W) \rightarrow WS \\ (Status) \rightarrow \\ (BSR) \rightarrow B \end{array}$	PC) + 4 $\rightarrow$ TOS, $\Rightarrow \rightarrow$ PC<20:1>, f s = 1 W) $\rightarrow$ WS, Status) $\rightarrow$ STATUSS, BSR) $\rightarrow$ BSRS				
Status Affected:	None					
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>(</sub> kkkk		
	(PC + 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into the respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1> CALL is a 2-cycle instruction					
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'<7:0>,	PUSH F stac	PCtoRe k ʻk W	ead litera 3<19:8>, rite to P0		
No	No	No		No		
		1	• · · · · ·			
operation	operation	operat	ion o	peration		
operation	HERE	CALL	THERE,	peration		
operation Example: Before Instruct	HERE	CALL	THERE,	1		

After Instruction

PC = TOS = WS = BSRS = STATUSS = address (THERE) address (HERE + 4) W BSR Status

# 27.2 DC Characteristics: Power-Down Current, PIC18(L)F2X/4XK22

PIC18LF2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
PIC18F2X/4XK22		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param	Device Characteristics	Тур	Тур	Max	Max	Unite		Conditions
No.	Device Characteristics	+25°C	+60°C	+85°C	+125°C	Units	Vdd	Notes
Power-	down Base Current (IPD) <sup>(1)</sup>							
D006	Sleep mode	0.01	0.04	2	10	μΑ	1.8V	WDT, BOR, FVR and
		0.01	0.06	2	10	μA	3.0V	SOSC disabled, all Peripherals inactive
		12	13	25	35	μA	2.3V	
		13	14	30	40	μA	3.0V	
		13	14	35	50	μA	5.0V	
Power-	down Module Differential Cur	rent (delt	a IPD)	1	r	n		1
D007	Watchdog Timer	0.3	0.3	2.5	2.5	μA	1.8V	
		0.5	0.5	2.5	2.5	μA	3.0V	
		0.35	0.35	5.0	5.0	μA	2.3V	
		0.5	0.5	5.0	5.0	μA	3.0V	
		0.5	0.5	5.0	5.0	μΑ	5.0V	
D008	Brown-out Reset <sup>(2)</sup>	8	8.5	15	16	μΑ	2.0V	
		9	9.5	15	16	μA	3.0V	
		3.4	3.4	15	16	μA	2.3V	
		3.8	3.8	15	16	μA	3.0V	
		5.2	5.2	15	16	μA	5.0V	
D010	High/Low Voltage Detect <sup>(2)</sup>	6.5	6.7	15	15	μA	2.0V	
		7	7.5	15	15	μA	3.0V	
		2.1	2.1	15	15	μA	2.3V	
		2.4	2.4	15	15	μA	3.0V	
		3.2	3.2	15	15	μA	5.0V	
D011	Secondary Oscillator	0.5	1	3	10	μA	1.8V	
		0.6	1.1	4	10	μA	3.0V	32 kHz on SOSC
		0.5	1	3	10	μA	2.3V	
		0.6	1.1	4	10	μA	3.0V	
		0.6	1.1	5	10	μA	5.0V	

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

- 2: On PIC18LF2X/4XK22 the BOR, HLVD and FVR enable internal band gap reference. With more than one of these modules enabled, the current consumption will be less than the sum of the specifications. On PIC18F2X/4XK22, the internal band gap reference is always enabled and its current consumption is included in the Power-down Base Current (IPD).
- **3:** A/D converter differential currents apply only in Run mode. In Sleep or Idle mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.







© 2010-2016 Microchip Technology Inc.

# PIC18(L)F2X/4XK22









# PIC18(L)F2X/4XK22





FIGURE 28-21: PIC18LF2X/4XK22 MAXIMUM IDD: RC\_RUN LF-INTOSC 31 kHz



# 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

# THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support