

Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	533MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8349zuajdb

NOTE

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*.

See [Section 22.1, “Part Numbers Fully Addressed by This Document,”](#) for silicon revision level determination.

1 Overview

This section provides a high-level overview of the device features. [Figure 1](#) shows the major functional units within the MPC8349EA.




Figure 1. MPC8349EA Block Diagram

Major features of the device are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
 - High-performance, superscalar processor core
 - Floating-point, integer, load/store, system register, and branch processing units
 - 32-Kbyte instruction cache, 32-Kbyte data cache
 - Lockable portion of L1 cache
 - Dynamic power management
 - Software-compatible with the other Freescale processor families that implement Power Architecture technology

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings¹

Parameter	Symbol	Max Value	Unit	Notes
Core supply voltage	V_{DD}	–0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	—
PLL supply voltage	AV_{DD}	–0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	—
DDR and DDR2 DRAM I/O voltage	GV_{DD}	–0.3 to 2.75 –0.3 to 1.98	V	—
Three-speed Ethernet I/O, MII management voltage	LV_{DD}	–0.3 to 3.63	V	—
PCI, local bus, DUART, system control and power management, I ² C, and JTAG I/O voltage	OV_{DD}	–0.3 to 3.63	V	—
Input voltage	DDR DRAM signals	MV_{IN}	–0.3 to ($GV_{DD} + 0.3$)	V 2, 5
	DDR DRAM reference	MV_{REF}	–0.3 to ($GV_{DD} + 0.3$)	V 2, 5
	Three-speed Ethernet signals	LV_{IN}	–0.3 to ($LV_{DD} + 0.3$)	V 4, 5
	Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals	OV_{IN}	–0.3 to ($OV_{DD} + 0.3$)	V 3, 5
	PCI	OV_{IN}	–0.3 to ($OV_{DD} + 0.3$)	V 6
Storage temperature range	T_{STG}	–55 to 150	°C	—

Notes:

- ¹ Functional and tested operating conditions are given in [Table 2](#). Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- ² **Caution:** MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ³ **Caution:** OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁴ **Caution:** LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁵ (M,L,O) V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in [Figure 2](#).
- ⁶ OV_{IN} on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in [Figure 3](#).

Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8349EA for the 3.3-V signals, respectively.




Figure 3. Maximum AC Waveforms on PCI Interface for 3.3-V Signaling

2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Table 3. Output Drive Capability

Driver Type	Output Impedance (Ω)	Supply Voltage
Local bus interface utilities signals	40	$OV_{DD} = 3.3\text{ V}$
PCI signals (not including PCI output clocks)	25	
PCI output clocks (including PCI_SYNC_OUT)	40	
DDR signal	18	$GV_{DD} = 2.5\text{ V}$
DDR2 signal	18 36 (half-strength mode)	$GV_{DD} = 1.8\text{ V}$
TSEC/10/100 signals	40	$LV_{DD} = 2.5/3.3\text{ V}$
DUART, system control, I ² C, JTAG, USB	40	$OV_{DD} = 3.3\text{ V}$
GPIO signals	40	$OV_{DD} = 3.3\text{ V}$, $LV_{DD} = 2.5/3.3\text{ V}$

2.2 Power Sequencing

This section details the power sequencing considerations for the MPC8349EA.

2.2.1 Power-Up Sequencing

MPC8349EA does not require the core supply voltage (V_{DD} and AV_{DD}) and I/O supply voltages (GV_{DD} , LV_{DD} , and OV_{DD}) to be applied in any particular order. During the power ramp up, before the power

- ² Typical power is based on a voltage of $V_{DD} = 1.2$ V, a junction temperature of $T_J = 105^\circ\text{C}$, and a Dhystone benchmark application.
- ³ Thermal solutions may need to design to a value higher than typical power based on the end application, T_A target, and I/O power.
- ⁴ Maximum power is based on a voltage of $V_{DD} = 1.2$ V, worst case process, a junction temperature of $T_J = 105^\circ\text{C}$, and an artificial smoke test.
- ⁵ Typical power is based on a voltage of $V_{DD} = 1.3$ V, a junction temperature of $T_J = 105^\circ\text{C}$, and a Dhystone benchmark application.
- ⁶ Maximum power is based on a voltage of $V_{DD} = 1.3$ V, worst case process, a junction temperature of $T_J = 105^\circ\text{C}$, and an artificial smoke test.

Table 5 shows the estimated typical I/O power dissipation for MPC8349EA.

Table 5. MPC8349EA Typical I/O Power Dissipation

Interface	Parameter	GV_{DD} (1.8 V)	GV_{DD} (2.5 V)	OV_{DD} (3.3 V)	LV_{DD} (3.3 V)	LV_{DD} (2.5 V)	Unit	Comments
DDR I/O 65% utilization 2.5 V $Rs = 20 \Omega$ $Rt = 50 \Omega$ 2 pair of clocks	200 MHz, 32 bits	0.31	0.42	—	—	—	W	—
	200 MHz, 64 bits	0.42	0.55	—	—	—	W	—
	266 MHz, 32 bits	0.35	0.5	—	—	—	W	—
	266 MHz, 64 bits	0.47	0.66	—	—	—	W	—
	300 MHz, 32 bits	0.37	0.54	—	—	—	W	—
	300 MHz, 64 bits	0.50	0.7	—	—	—	W	—
	333 MHz, 32 bits	0.39	0.58	—	—	—	W	—
	333 MHz, 64 bits	0.53	0.76	—	—	—	W	—
	400 MHz, 32 bits	0.44	—	—	—	—	—	—
	400 MHz, 64 bits	0.59	—	—	—	—	—	—
PCI I/O load = 30 pF	33 MHz, 64 bits	—	—	0.08	—	—	W	—
	66 MHz, 64 bits	—	—	0.14	—	—	W	—
	33 MHz, 32 bits	—	—	0.04	—	—	W	Multiply by 2 if using 2 ports.
	66 MHz, 32 bits	—	—	0.07	—	—	W	—
Local bus I/O load = 25 pF	133 MHz, 32 bits	—	—	0.27	—	—	W	—
	83 MHz, 32 bits	—	—	0.17	—	—	W	—
	66 MHz, 32 bits	—	—	0.14	—	—	W	—
	50 MHz, 32 bits	—	—	0.11	—	—	W	—
TSEC I/O load = 25 pF	MII	—	—	—	0.01	—	W	Multiply by number of interfaces used.
	GMII or TBI	—	—	—	0.06	—	W	
	RGMII or RTBI	—	—	—	—	0.04	W	
USB	12 MHz	—	—	0.01	—	—	W	Multiply by 2 if using 2 ports.
	480 MHz	—	—	0.2	—	—	W	
Other I/O	—	—	—	0.01	—	—	W	—

8.2.3.1 TBI Transmit AC Timing Specifications

Table 29 provides the TBI transmit AC timing specifications.

Table 29. TBI Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

Parameter/Condition	Symbol ¹	Min	Typ	Max	Unit
GTX_CLK clock period	t_{TTX}	—	8.0	—	ns
GTX_CLK duty cycle	t_{TTXH}/t_{TTX}	40	—	60	%
GTX_CLK to TBI data TXD[7:0], TX_EN, TX_ER delay	t_{TTKHDX}	1.0	—	5.0	ns
GTX_CLK clock rise (20%–80%)	t_{TTXR}	—	—	1.0	ns
GTX_CLK clock fall time (80%–20%)	t_{TTXF}	—	—	1.0	ns

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{TTKHDV} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t_{TTKHDX} symbolizes the TBI transmit timing (TT) with respect to the time from t_{TTX} (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TTX} represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 14 shows the TBI transmit AC timing diagram.




Figure 14. TBI Transmit AC Timing Diagram

8.2.3.2 TBI Receive AC Timing Specifications

Table 30 provides the TBI receive AC timing specifications.

Table 30. TBI Receive AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of $3.3\text{ V} \pm 10\%$.

Parameter/Condition	Symbol ¹	Min	Typ	Max	Unit
PMA_RX_CLK clock period	t_{TRX}		16.0		ns
PMA_RX_CLK skew	t_{SKTRX}	7.5	—	8.5	ns
RX_CLK duty cycle	t_{TRXH}/t_{TRX}	40	—	60	%

Figure 16 shows the RBMII and RTBI AC timing and multiplexing diagrams.




Figure 16. RGMII and RTBI AC Timing and Multiplexing Diagrams

8.3 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to the MII management interface signals management data input/output (MDIO) and management data clock (MDC). The electrical characteristics for GMII, RGMII, TBI and RTBI are specified in [Section 8.1, “Three-Speed Ethernet Controller \(TSEC\)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics.”](#)

8.3.1 MII Management DC Electrical Characteristics

The MDC and MDIO are defined to operate at a supply voltage of 2.5 or 3.3 V. The DC electrical characteristics for MDIO and MDC are provided in [Table 32](#) and [Table 33](#).

Table 32. MII Management DC Electrical Characteristics Powered at 2.5 V

Parameter	Symbol	Conditions		Min	Max	Unit
Supply voltage (2.5 V)	LV_{DD}	—		2.37	2.63	V
Output high voltage	V_{OH}	$I_{OH} = -1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	2.00	$LV_{DD} + 0.3$	V
Output low voltage	V_{OL}	$I_{OL} = 1.0 \text{ mA}$	$LV_{DD} = \text{Min}$	GND - 0.3	0.40	V
Input high voltage	V_{IH}	—	$LV_{DD} = \text{Min}$	1.7	—	V
Input low voltage	V_{IL}	—	$LV_{DD} = \text{Min}$	-0.3	0.70	V

Table 34. MII Management AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD} is $3.3\text{ V} \pm 10\%$ or $2.5\text{ V} \pm 5\%$.

Parameter/Condition	Symbol ¹	Min	Typ	Max	Unit	Notes
MDC fall time	t_{MDHF}	—	—	10	ns	—

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for a csb_clk of 333 MHz, the delay is 58 ns).

Figure 17 shows the MII management AC timing diagram.




Figure 17. MII Management Interface Timing Diagram


Table 39. Local Bus General Timing Parameters—DLL Bypass⁹

Parameter	Symbol ¹	Min	Max	Unit	Notes
Local bus cycle time	t_{LBK}	15	—	ns	2
Input setup to local bus clock	t_{LBIVKH}	7	—	ns	3, 4
Input hold from local bus clock	t_{LBIXKH}	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT1}$	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT2}$	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT3}$	2.5	—	ns	7
Local bus clock to output valid	t_{LBKLOV}	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	t_{LBKHOZ}	—	4	ns	8

Notes:

1. The symbols for timing specifications follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, $t_{LBIXKH1}$ symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t_{LBK} clock reference (K) goes high (H), in this case for clock one (1). Also, t_{LBKHOZ} symbolizes local bus timing (LB) for the t_{LBK} clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for LGTA and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
3. All signals are measured from OV_{DD}/2 of the rising/falling edge of LCLK0 to 0.4 × OV_{DD} of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. $t_{LBOTOT1}$ should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6. $t_{LBOTOT2}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7. $t_{LBOTOT3}$ should be used when RCWH[LALE] is not set and when the load on the LALE output pin equals to the load on the LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 20 provides the AC test load for the local bus.

**Figure 20. Local Bus C Test Load**




Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)

12 I²C

This section describes the DC and AC electrical characteristics for the I²C interface of the MPC8349EA.

12.1 I²C DC Electrical Characteristics

[Table 42](#) provides the DC electrical characteristics for the I²C interface of the MPC8349EA.

Table 42. I²C DC Electrical Characteristics

At recommended operating conditions with OV_{DD} of 3.3 V ± 10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V _{IH}	0.7 × OV _{DD}	OV _{DD} + 0.3	V	—
Input low voltage level	V _{IL}	-0.3	0.3 × OV _{DD}	V	—
Low level output voltage	V _{OL}	0	0.2 × OV _{DD}	V	1
Output fall time from V _{IH} (min) to V _{IL} (max) with a bus capacitance from 10 to 400 pF	t _{I2KLKV}	20 + 0.1 × C _B	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t _{I2KHKL}	0	50	ns	3
Input current each I/O pin (input voltage is between 0.1 × OV _{DD} and 0.9 × OV _{DD} (max))	I _I	-10	10	μA	4
Capacitance for each I/O pin	C _I	—	10	pF	—

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. C_B = capacitance of one bus line in pF.
3. Refer to the *MPC8349EA Integrated Host Processor Family Reference Manual*, for information on the digital filter used.
4. I/O pins obstruct the SDA and SCL lines if OV_{DD} is switched off.

12.2 I²C AC Electrical Specifications

[Table 43](#) provides the AC timing parameters for the I²C interface of the MPC8349EA. Note that all values refer to V_{IH}(min) and V_{IL}(max) levels (see [Table 42](#)).

Table 43. I²C AC Electrical Specifications

Parameter	Symbol ¹	Min	Max	Unit
SCL clock frequency	f _{I2C}	0	400	kHz
Low period of the SCL clock	t _{I2CL}	1.3	—	μs
High period of the SCL clock	t _{I2CH}	0.6	—	μs
Setup time for a repeated START condition	t _{I2SVKH}	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t _{I2SXKL}	0.6	—	μs
Data setup time	t _{I2DVKH}	100	—	ns
Data hold time:CBUS compatible masters I ² C bus devices	t _{I2DXKL}	— ²	— ³	μs

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8349EA.

13.1 PCI DC Electrical Characteristics

[Table 44](#) provides the DC electrical characteristics for the PCI interface of the MPC8349EA.

Table 44. PCI DC Electrical Characteristics

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	V_{IH}	$V_{OUT} \geq V_{OH}$ (min) or $V_{OUT} \leq V_{OL}$ (max)	2	$OV_{DD} + 0.3$	V
Low-level input voltage	V_{IL}		-0.3	0.8	V
Input current	I_{IN}	$V_{IN}^1 = 0$ V or $V_{IN} = OV_{DD}$	—	± 5	μA
High-level output voltage	V_{OH}	$OV_{DD} = \text{min}$, $I_{OH} = -100 \mu A$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	V_{OL}	$OV_{DD} = \text{min}$, $I_{OL} = 100 \mu A$	—	0.2	V

Note:

- The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in [Table 1](#).

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8349EA. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. [Table 45](#) provides the PCI AC timing specifications at 66 MHz.

Table 45. PCI AC Timing Specifications at 66 MHz¹

Parameter	Symbol ²	Min	Max	Unit	Notes
Clock to output valid	t_{PCKHOV}	—	6.0	ns	3
Output hold from clock	t_{PCKHOX}	1	—	ns	3
Clock to output high impedance	t_{PCKHOZ}	—	14	ns	3, 4
Input setup to clock	t_{PCIVKH}	3.0	—	ns	3, 5
Input hold from clock	t_{PCIXKH}	0	—	ns	3, 5
REQ64 to PORESET setup time	t_{PCRVRH}	5	—	clocks	6

15.2 GPIO AC Timing Specifications

Table 50 provides the GPIO input and output AC timing specifications.

Table 50. GPIO Input AC Timing Specifications¹

Parameter	Symbol ²	Min	Unit
GPIO inputs—minimum pulse width	t_{PIWID}	20	ns

Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least t_{PIWID} ns to ensure proper operation.

16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

16.1 IPIC DC Electrical Characteristics

Table 51 provides the DC electrical characteristics for the external interrupt pins.

Table 51. IPIC DC Electrical Characteristics¹

Parameter	Symbol	Condition	Min	Max	Unit	Notes
Input high voltage	V_{IH}	—	2.0	$OV_{DD} + 0.3$	V	—
Input low voltage	V_{IL}	—	-0.3	0.8	V	—
Input current	I_{IN}	—	—	± 5	μA	—
Output low voltage	V_{OL}	$I_{OL} = 8.0$ mA	—	0.5	V	2
Output low voltage	V_{OL}	$I_{OL} = 3.2$ mA	—	0.4	V	2

Notes:

1. This table applies for pins $\overline{IRQ}[0:7]$, $\overline{IRQ_OUT}$, and MCP_OUT .
2. $\overline{IRQ_OUT}$ and MCP_OUT are open-drain pins; thus V_{OH} is not relevant for those pins.

16.2 IPIC AC Timing Specifications

Table 52 provides the IPIC input and output AC timing specifications.

Table 52. IPIC Input AC Timing Specifications¹

Parameter	Symbol ²	Min	Unit
IPIC inputs—minimum pulse width	t_{PICWID}	20	ns

Notes:

1. Input specifications are measured at the 50 percent level of the IPIC input signals. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least t_{PICWID} ns to ensure proper operation in edge triggered mode.

Figure 37 provides the AC test load for the SPI.





Figure 37. SPI AC Test Load

Figure 38 and Figure 39 represent the AC timings from Table 54. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.


Figure 38 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.

Figure 38. SPI AC Timing in Slave Mode (External Clock) Diagram

Figure 39 shows the SPI timings in master mode (internal clock).



Note: The clock edge is selectable on SPI.

Figure 39. SPI AC Timing in Master Mode (Internal Clock) Diagram

18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8349EA is available in a tape ball grid array (TBGA). See Section 18.1, “Package Parameters for the MPC8349EA TBGA” and Section 18.2, “Mechanical Dimensions for the MPC8349EA TBGA”.

18.3 Pinout Listings

Table 55 provides the pin-out listing for the MPC8349EA, 672 TBGA package.

Table 55. MPC8349EA (TBGA) Pinout Listing

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI1 and PCI2 (One 64-Bit or Two 32-Bit)				
PCI1_INTA/IRQ_OUT	B34	O	OV _{DD}	2
PCI1_RESET_OUT	C33	O	OV _{DD}	—
PCI1_AD[31:0]	G30, G32, G34, H31, H32, H33, H34, J29, J32, J33, L30, K31, K33, K34, L33, L34, P34, R29, R30, R33, R34, T31, T32, T33, U31, U34, V31, V32, V33, V34, W33, W34	I/O	OV _{DD}	—
PCI1_C/BE[3:0]	J30, M31, P33, T34	I/O	OV _{DD}	—
PCI1_PAR	P32	I/O	OV _{DD}	—
PCI1_FRAME	M32	I/O	OV _{DD}	5
PCI1_TRDY	N29	I/O	OV _{DD}	5
PCI1_IRDY	M34	I/O	OV _{DD}	5
PCI1_STOP	N31	I/O	OV _{DD}	5
PCI1_DEVSEL	N30	I/O	OV _{DD}	5
PCI1_IDSEL	J31	I	OV _{DD}	—
PCI1_SERR	N34	I/O	OV _{DD}	5
PCI1_PERR	N33	I/O	OV _{DD}	5
PCI1_REQ[0]	D32	I/O	OV _{DD}	—
PCI1_REQ[1]/CPCI1_HS_ES	D34	I	OV _{DD}	—
PCI1_REQ[2:4]	E34, F32, G29	I	OV _{DD}	—
PCI1_GNT0	C34	I/O	OV _{DD}	—
PCI1_GNT1/CPCI1_HS_LED	D33	O	OV _{DD}	—
PCI1_GNT2/CPCI1_HS_ENUM	E33	O	OV _{DD}	—
PCI1_GNT[3:4]	F31, F33	O	OV _{DD}	—
PCI2_RESET_OUT/GPIO2[0]	W32	I/O	OV _{DD}	—
PCI2_AD[31:0]/PCI1[63:32]	AA33, AA34, AB31, AB32, AB33, AB34, AC29, AC31, AC33, AC34, AD30, AD32, AD33, AD34, AE29, AE30, AH32, AH33, AH34, AM33, AJ31, AJ32, AJ33, AJ34, AK32, AK33, AK34, AM34, AL33, AL34, AK31, AH30	I/O	OV _{DD}	—
PCI2_C/BE[3:0]/PCI1_C/BE[7:4]	AC32, AE32, AH31, AL32	I/O	OV _{DD}	—
PCI2_PAR/PCI1_PAR64	AG34	I/O	OV _{DD}	—

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
Gigabit Reference Clock				
EC_GTX_CLK125	C8	I	LV _{DD1}	—
Three-Speed Ethernet Controller (Gigabit Ethernet 1)				
TSEC1_COL/GPIO2[20]	A17	I/O	OV _{DD}	—
TSEC1_CRS/GPIO2[21]	F12	I/O	LV _{DD1}	—
TSEC1_GTX_CLK	D10	O	LV _{DD1}	3
TSEC1_RX_CLK	A11	I	LV _{DD1}	—
TSEC1_RX_DV	B11	I	LV _{DD1}	—
TSEC1_RX_ER/GPIO2[26]	B17	I/O	OV _{DD}	—
TSEC1_RXD[7:4]/GPIO2[22:25]	B16, D16, E16, F16	I/O	OV _{DD}	—
TSEC1_RXD[3:0]	E10, A8, F10, B8	I	LV _{DD1}	—
TSEC1_TX_CLK	D17	I	OV _{DD}	—
TSEC1_TXD[7:4]/GPIO2[27:30]	A15, B15, A14, B14	I/O	OV _{DD}	—
TSEC1_TXD[3:0]	A10, E11, B10, A9	O	LV _{DD1}	10
TSEC1_TX_EN	B9	O	LV _{DD1}	—
TSEC1_TX_ER/GPIO2[31]	A16	I/O	OV _{DD}	—
Three-Speed Ethernet Controller (Gigabit Ethernet 2)				
TSEC2_COL/GPIO1[21]	C14	I/O	OV _{DD}	—
TSEC2_CRS/GPIO1[22]	D6	I/O	LV _{DD2}	—
TSEC2_GTX_CLK	A4	O	LV _{DD2}	—
TSEC2_RX_CLK	B4	I	LV _{DD2}	—
TSEC2_RX_DV/GPIO1[23]	E6	I/O	LV _{DD2}	—
TSEC2_RXD[7:4]/GPIO1[26:29]	A13, B13, C13, A12	I/O	OV _{DD}	—
TSEC2_RXD[3:0]/GPIO1[13:16]	D7, A6, E8, B7	I/O	LV _{DD2}	—
TSEC2_RX_ER/GPIO1[25]	D14	I/O	OV _{DD}	—
TSEC2_TXD[7]/GPIO1[31]	B12	I/O	OV _{DD}	—
TSEC2_TXD[6]/DR_XCVR_TERM_SEL	C12	O	OV _{DD}	—
TSEC2_TXD[5]/DR_UTMI_OPMODE1	D12	O	OV _{DD}	—
TSEC2_TXD[4]/DR_UTMI_OPMODE0	E12	O	OV _{DD}	—
TSEC2_TXD[3:0]/GPIO1[17:20]	B5, A5, F8, B6	I/O	LV _{DD2}	—

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34	—	—	—
GV _{DD}	A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6	Power for DDR DRAM I/O voltage (2.5 V)	GV _{DD}	—
LV _{DD1}	C9, D11	Power for three speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV _{DD1}	—
LV _{DD2}	C6, D9	Power for three speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV _{DD2}	—
V _{DD}	E19, E29, F7, F9, F11, F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10	Power for core (1.2 V nominal, 1.3 V for 667 MHz)	V _{DD}	—
OV _{DD}	B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV _{DD}	—
MVREF1	M3	I	DDR reference voltage	—

19 Clocking

Figure 41 shows the internal distribution of the clocks.




Figure 41. MPC8349EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8349EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ($\div 2$) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUTn signals.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8349EA to function. When the device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal should be tied to GND.

19.3 Suggested PLL Configurations

Table 62 shows suggested PLL configurations for 33 and 66 MHz input clocks.

Table 62. Suggested PLL Configurations

Ref No. ¹	RCWL		400 MHz Device			533 MHz Device			667 MHz Device		
	SPMF	CORE PLL	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)
33 MHz CLKIN/PCI_CLK Options											
922	1001	0100010	—	—	—	—	—	f300	33	300	300
723	0111	0100011	33	233	350	33	233	350	33	233	350
604	0110	0000100	33	200	400	33	200	400	33	200	400
624	0110	0100100	33	200	400	33	200	400	33	200	400
803	1000	0000011	33	266	400	33	266	400	33	266	400
823	1000	0100011	33	266	400	33	266	400	33	266	400
903	1001	0000011	—	—	—	33	300	450	33	300	450
923	1001	0100011	—	—	—	33	300	450	33	300	450
704	0111	0000011	—	—	—	33	233	466	33	233	466
724	0111	0100011	—	—	—	33	233	466	33	233	466
A03	1010	0000011	—	—	—	33	333	500	33	333	500
804	1000	0000100	—	—	—	33	266	533	33	266	533
705	0111	0000101	—	—	—	—	—	—	33	233	583
606	0110	0000110	—	—	—	—	—	—	33	200	600
904	1001	0000100	—	—	—	—	—	—	33	300	600
805	1000	0000101	—	—	—	—	—	—	33	266	667
A04	1010	0000100	—	—	—	—	—	—	33	333	667
66 MHz CLKIN/PCI_CLK Options											
304	0011	0000100	66	200	400	66	200	400	66	200	400
324	0011	0100100	66	200	400	66	200	400	66	200	400
403	0100	0000011	66	266	400	66	266	400	66	266	400
423	0100	0100011	66	266	400	66	266	400	66	266	400
305	0011	0000101	—	—	—	66	200	500	66	200	500
503	0101	0000011	—	—	—	66	333	500	66	333	500
404	0100	0000100	—	—	—	66	266	533	66	266	533

Table 62. Suggested PLL Configurations (continued)

Ref No. ¹	RCWL		400 MHz Device			533 MHz Device			667 MHz Device		
	SPMF	CORE PLL	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) ²	CSB Freq (MHz)	Core Freq (MHz)
306	0011	0000110	—	—	—	—	—	—	66	200	600
405	0100	0000101	—	—	—	—	—	—	66	266	667
504	0101	0000100	—	—	—	—	—	—	66	333	667

¹ The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.

² The input clock is CLKIN for PCI host mode or PCI_CLK for PCI agent mode.

20 Thermal

This section describes the thermal specifications of the MPC8349EA.

20.1 Thermal Characteristics

Table 63 provides the package thermal characteristics for the 672 35 × 35 mm TBGA of the MPC8349EA.

Table 63. Package Thermal Characteristics for TBGA

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	R _{θJA}	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	R _{θJMA}	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on single-layer board (1s)	R _{θJMA}	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on four-layer board (2s2p)	R _{θJMA}	8	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on single-layer board (1s)	R _{θJMA}	9	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on four-layer board (2s2p)	R _{θJMA}	7	°C/W	1, 3
Junction-to-board thermal	R _{θJB}	3.8	°C/W	4
Junction-to-case thermal	R _{θJC}	1.7	°C/W	5

Table 68. Document Revision History (continued)

Rev. Number	Date	Substantive Change(s)
3	11/2006	<ul style="list-style-type: none"> • Updated note in introduction. • In the features list in Section 1, “Overview,” updated DDR data rate to show 400 MHz for DDR2 for TBGA parts for silicon 3.x and 400 MHz for DDR2 for TBGA parts for silicon 3.x. • In Section 23, “Ordering Information,” replicated note from document introduction.
2	8/2006	<ul style="list-style-type: none"> • Changed all references to revision 2.0 silicon to revision 3.0 silicon. • Changed VIH minimum value in Table 40, “JTAG Interface DC Electrical Characteristics,” to $OV_{DD} - 0.3$. • In Table 44, “PCI DC Electrical Characteristics,” changed high-level input voltage values to min = 2 and max = $OV_{DD} + 0.3$; changed low-level input voltage values to min = (-0.3) and max = 0.8. • Updated DDR2 I/O power values in Table 5, “MPC8347EA Typical I/O Power Dissipation.” • In Table 66, “Suggested PLL Configurations,” deleted reference-number rows 902 and 703.
1	4/2006	<ul style="list-style-type: none"> • Removed Table 20, “Timing Parameters for DDR2-400.” • Changed ADDR/CMD to ADDR/CMD/MODT in Table 9, “DDR and DDR2 SDRAM Output AC Timing Specifications,” rows 2 and 3, and in Figure 2, “DDR SDRAM Output Timing Diagram. • Changed Min and Max values for V_{IH} and V_{IL} in Table 40Table 44, “PCI DC Electrical Characteristics.” • In Table 55, “MPC8349EA (TBGA) Pinout Listing,” and Table 52, “MPC8347EA (PBGA) Pinout Listing,” modified rows for MDICO and MDIC1 signals and added note ‘It is recommended that MDICO be tied to GRD using an 18 Ω resistor and MCIC1 be tied to DDR power using an 18 Ω resistor.’ • Table 55, “MPC8349EA (TBGA) Pinout Listing,” in row AVDD3 changed power supply from “AVDD3” to ‘—’.
0	3/2006	Initial public release