# E·XFL

#### NXP USA Inc. - KMPC8349ZUALFB Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	667MHz
Co-Processors/DSP	-
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	-
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc8349zualfb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Overview

- On-chip arbitration supporting five masters on PCI1, three masters on PCI2
- Accesses to all PCI address spaces
- Parity supported
- Selectable hardware-enforced coherency
- Address translation units for address mapping between host and peripheral
- Dual address cycle for target
- Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i<sup>®</sup>, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
  - Public key execution unit (PKEU) :
    - RSA and Diffie-Hellman algorithms
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard (DES) execution unit (DEU)
    - DES and 3DES algorithms
    - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
    - Implements the Rijndael symmetric-key cipher
    - Key lengths of 128, 192, and 256 bits
    - ECB, CBC, CCM, and counter (CTR) modes
  - XOR parity generation accelerator for RAID applications
  - ARC four execution unit (AFEU)
    - Stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units through an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
  - USB on-the-go mode with both device and host functionality

- Complies with USB specification Rev. 2.0
- Can operate as a stand-alone USB device
  - One upstream facing port
  - Six programmable USB endpoints
- Can operate as a stand-alone USB host controller
  - USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
  - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
- External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI)
- Universal serial bus (USB) multi-port host controller
  - Can operate as a stand-alone USB host controller
    - USB root hub with one or two downstream-facing ports
    - Enhanced host controller interface (EHCI) compatible
    - Complies with USB Specification Rev. 2.0
  - High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations
  - Direct connection to a high-speed device without an external hub
  - External PHY with serial and low-pin count (ULPI) interfaces
- Local bus controller (LBC)
  - Multiplexed 32-bit address and data operating at up to 133 MHz
  - Eight chip selects for eight external slaves
  - Up to eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller
  - Three protocol engines on a per chip select basis:
    - General-purpose chip select machine (GPCM)
    - Three user-programmable machines (UPMs)
    - Dedicated single data rate SDRAM controller
  - Parity support
  - Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit)
- Programmable interrupt controller (PIC)
  - Functional and programming compatibility with the MPC8260 interrupt controller
  - Support for 8 external and 35 internal discrete interrupt sources
  - Support for 1 external (optional) and 7 internal machine checkstop interrupt sources
  - Programmable highest priority request
  - Four groups of interrupts with programmable priority
  - External and internal interrupts directed to host processor
  - Redirects interrupts to external INTA pin in core disable mode.
  - Unique vector number for each interrupt source

#### **Electrical Characteristics**

- Dual industry-standard I<sup>2</sup>C interfaces
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
  - System initialization data optionally loaded from I<sup>2</sup>C-1 EPROM by boot sequencer embedded hardware
- DMA controller
  - Four independent virtual channels
  - Concurrent execution across multiple channels with programmable bandwidth control
  - Handshaking (external control) signals for all channels: DMA\_DREQ[0:3],
     DMA\_DACK[0:3], DMA\_DDONE[0:3]
  - All channels accessible to local core and remote PCI masters
  - Misaligned transfer capability
  - Data chaining and direct mode
  - Interrupt on completed segment and chain
- DUART
  - Two 4-wire interfaces (RxD, TxD, RTS, CTS)
  - Programming model compatible with the original 16450 UART and the PC16550D
- Serial peripheral interface (SPI) for master or slave
- General-purpose parallel I/O (GPIO)
  - 64 parallel I/O pins multiplexed on various chip interfaces
- System timers
  - Periodic interrupt timer
  - Real-time clock
  - Software watchdog timer
  - Eight general-purpose timers
- Designed to comply with IEEE Std. 1149.1<sup>TM</sup>, JTAG boundary scan
- Integrated PCI bus and SDRAM clock generation

# 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the MPC8349EA. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

# 2.1 **Overall DC Electrical Characteristics**

This section covers the ratings, conditions, and other characteristics.

#### **Power Characteristics**

supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert PORESET before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 4.




Figure 4. Power Sequencing Example

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

# **3** Power Characteristics

The estimated typical power dissipation for the MPC8349EA device is shown in Table 4.

	Core Frequency (MHz)	CSB Frequency (MHz)	Typical at T <sub>J</sub> = 65	Typical <sup>2, 3</sup>	Maximum <sup>4</sup>	Unit
TBGA	333	333	2.0	3.0	3.2	W
		166	1.8	2.8	2.9	W
	400	266	2.1	3.0	3.3	W
		133	1.9	2.9	3.1	W
	450	300	2.3	3.2	3.5	W
		150	2.1	3.0	3.2	W
	500	333	2.4	3.3	3.6	W
		166	2.2	3.1	3.4	W
	533	266	2.4	3.3	3.6	W
		133	2.2	3.1	3.4	W
	667 <sup>5, 6</sup>	333	3.5	4.6	5	W

 Table 4. MPC8349EA Power Dissipation<sup>1</sup>

<sup>1</sup> The values do not include I/O supply power (OV<sub>DD</sub>, LV<sub>DD</sub>, GV<sub>DD</sub>) or AV<sub>DD</sub>. For I/O power values, see Table 5.

# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the device.

# 4.1 DC Electrical Characteristics

Table 6 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8349EA.

Parameter	Condition	Symbol	Min	Мах	Unit
Input high voltage	— V <sub>IH</sub> 2.7 ΟV <sub>DD</sub>		OV <sub>DD</sub> + 0.3	V	
Input low voltage	—	V <sub>IL</sub>	-0.3	0.4	V
CLKIN input current	$0 V \le V_{IN} \le OV_{DD}$	I <sub>IN</sub>	—	±10	μA
PCI_SYNC_IN input current	$\begin{array}{c} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 0.5 \text{ V or} \\ \text{OV}_{\text{DD}} - 0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}} \end{array}$	I <sub>IN</sub>	—	±10	μA
PCI_SYNC_IN input current	$0.5~V \leq V_{IN} \leq OV_{DD} - 0.5~V$	I <sub>IN</sub>	—	±50	μA

Table 6. CLKIN DC Timing Specifications

# 4.2 AC Electrical Characteristics

The primary clock source for the MPC8349EA can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

**Table 7. CLKIN AC Timing Specifications** 

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	_	—	66	MHz	1, 6
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	—	_	ns	—
CLKIN/PCI_CLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	t <sub>KHK</sub> /t <sub>CLKIN</sub>	40	—	60	%	3
CLKIN/PCI_CLK jitter	—	—	—	±150	ps	4, 5

Notes:

1. Caution: The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.

- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
- 6. Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 50 KHz modulation rate regardless of input frequency.

**RESET Initialization** 

# 4.3 TSEC Gigabit Reference Clock Timing

Table 8 provides the TSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications.

#### Table 8. EC\_GTX\_CLK125 AC Timing Specifications

At recommended operating conditions with LV  $_{DD}$  = 2.5  $\pm$  0.125 mV/ 3.3 V  $\pm$  165 mV

Parameter	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	t <sub>G125</sub>	—	125	_	MHz	_
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	—	8		ns	_
EC_GTX_CLK125 rise and fall time $\label{eq:LVDD} LV_{DD} = 2.5 \ V \\ LV_{DD} = 3.3 \ V$	<sup>t</sup> G125R <sup>/t</sup> G125F	_		0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle GMII, TBI 1000Base-T for RGMII, RTBI		45 47	_	55 53	%	2
EC_GTX_CLK125 jitter	—	_		±150	ps	2

#### Notes:

1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for  $LV_{DD}$  = 2.5 V and from 0.6 and 2.7 V for  $LV_{DD}$  = 3.3 V.

2. EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The EC\_GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX\_CLK. See Section 8.2.4, "RGMII and RTBI AC Timing Specifications for the duty cycle for 10Base-T and 100Base-T reference clock.

# 5 **RESET Initialization**

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8349EA.

# 5.1 **RESET DC Electrical Characteristics**

Table 9 provides the DC electrical characteristics for the RESET pins of the MPC8349EA.

Parameter	Symbol	Condition	Min	Мах	Unit
Input high voltage	V <sub>IH</sub>	—	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	—	-0.3	0.8	V
Input current	I <sub>IN</sub>	—	_	±5	μA
Output high voltage <sup>2</sup>	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V

Table 9. RESET Pins DC Electrical Characteristics<sup>1</sup>

Table 11 lists the PLL and DLL lock times.

Table 11. PLL and DLL Lock Times

Parameter/Condition	Min	Мах	Unit	Notes
PLL lock times	—	100	μs	
DLL lock times	7680	122,880	csb_clk cycles	1, 2

Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The csb\_clk is determined by the CLKIN and system PLL ratio. See Section 19, "Clocking."

# 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8349EA. Note that DDR SDRAM is  $GV_{DD}(typ) = 2.5$  V and DDR2 SDRAM is  $GV_{DD}(typ) = 1.8$  V. The AC electrical specifications are the same for DDR and DRR2 SDRAM.

#### NOTE

The information in this document is accurate for revision 3.0 silicon and later. For information on revision 1.1 silicon and earlier versions see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*. See Section 22.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

### 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8349EA when  $GV_{DD}(typ) = 1.8 \text{ V}.$ 

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
I/O supply voltage	GV <sub>DD</sub>	1.71	1.89	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49  imes GV_{DD}$	$0.51  imes GV_{DD}$	V	2
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> – 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.125	GV <sub>DD</sub> + 0.3	V	—
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.125	V	—
Output leakage current	I <sub>OZ</sub>	-9.9	9.9	μA	4
Output high current (V <sub>OUT</sub> = 1.420 V)	I <sub>ОН</sub>	-13.4		mA	—

Figure 7 shows the DDR SDRAM output timing diagram.




Figure 8 provides the AC test load for the DDR bus.




Figure 8. DDR AC Test Load

# 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8349EA.

### 7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface of the MPC8349EA.

**Table 21. DUART DC Electrical Characteristics** 

Parameter	Symbol	Min	Мах	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage	V <sub>IL</sub>	-0.3	0.8	V
Input current (0.8 V $\leq$ V <sub>IN</sub> $\leq$ 2 V)	I <sub>IN</sub>	—	±5	μA

#### Ethernet: Three-Speed Ethernet, MII Management

Parameter	Symbol	Conditions	Min	Мах	Unit
Input high current	I <sub>IH</sub>	$V_{IN}^{1} = LV_{DD}$	—	10	μA
Input low current	IIL	$V_{IN} = LV_{DD}$	-15	_	μA

Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in Table 1 and Table 2.

Table 33. MII Management DC Electrical Characteristics I	Powered at 3.3 V
--	------------------

Parameter	Symbol	Conditions		Min	Мах	Unit
Supply voltage (3.3 V)	LV <sub>DD</sub>	_		2.97	3.63	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	$LV_{DD} = Min$	2.10	LV <sub>DD</sub> + 0.3	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1.0 mA	LV <sub>DD</sub> = Min	GND	0.50	V
Input high voltage	V <sub>IH</sub>	-	_	2.00	—	V
Input low voltage	V <sub>IL</sub>	—		—	0.80	V
Input high current	I <sub>IH</sub>	LV <sub>DD</sub> = Max	$V_{IN}^{1} = 2.1 V$	—	40	μA
Input low current	I <sub>IL</sub>	LV <sub>DD</sub> = Max	V <sub>IN</sub> = 0.5 V	-600	—	μA

Note:

1. The symbol  $V_{IN}$ , in this case, represents the LV<sub>IN</sub> symbol referenced in Table 1 and Table 2.

### 8.3.2 MII Management AC Electrical Specifications

Table 34 provides the MII management AC timing specifications.

#### Table 34. MII Management AC Timing Specifications

At recommended operating conditions with  $LV_{DD}$  is 3.3 V ± 10% or 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit	Notes
MDC frequency	f <sub>MDC</sub>	_	2.5	_	MHz	2
MDC period	t <sub>MDC</sub>	_	400	_	ns	—
MDC clock pulse width high	t <sub>MDCH</sub>	32	_	_	ns	—
MDC to MDIO delay	t <sub>MDKHDX</sub>	10	_	70	ns	3
MDIO to MDC setup time	t <sub>MDDVKH</sub>	5	_	_	ns	—
MDIO to MDC hold time	t <sub>MDDXKH</sub>	0	_	_	ns	_
MDC rise time	t <sub>MDCR</sub>		—	10	ns	—

# 10.2 Local Bus AC Electrical Specification

Table 38 and Table 39 describe the general timing parameters of the local bus interface of the MPC8349EA.

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	7.5	—	ns	2
Input setup to local bus clock (except LUPWAIT)	t <sub>LBIVKH1</sub>	1.5	—	ns	3, 4
LUPWAIT input setup to local bus clock	t <sub>LBIVKH2</sub>	2.2	—	ns	3, 4
Input hold from local bus clock (except LUPWAIT)	t <sub>LBIXKH1</sub>	1.0	—	ns	3, 4
LUPWAIT Input hold from local bus clock	t <sub>LBIXKH2</sub>	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT1</sub>	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT2</sub>	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	t <sub>LBOTOT3</sub>	2.5	—	ns	7
Local bus clock to LALE rise	t <sub>LBKHLR</sub>	—	4.5	ns	_
Local bus clock to output valid (except LAD/LDP and LALE)	t <sub>LBKHOV1</sub>	—	4.5	ns	_
Local bus clock to data valid for LAD/LDP	t <sub>LBKHOV2</sub>	—	4.5	ns	3
Local bus clock to address valid for LAD	t <sub>LBKHOV3</sub>	—	4.5	ns	3
Output hold from local bus clock (except LAD/LDP and LALE)	t <sub>LBKHOX1</sub>	1	—	ns	3
Output hold from local bus clock for LAD/LDP	t <sub>LBKHOX2</sub>	1	—	ns	3
Local bus clock to output high impedance for LAD/LDP	t <sub>LBKHOZ</sub>	—	3.8	ns	8

#### Notes:

 The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one (1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
</sub>

- 2. All timings are in reference to the rising edge of LSYNC\_IN.
- 3. All signals are measured from  $OV_{DD}/2$  of the rising edge of LSYNC\_IN to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
- 4. Input timings are measured at the pin.
- 5. t<sub>LBOTOT1</sub> should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 6. t<sub>LBOTOT2</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
- 7. t<sub>LBOTOT3</sub> should be used when RCWH[LALE] is set and when the load on the LALE output pin equals the load on the LAD output pins.
- 8. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

# 12 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interface of the MPC8349EA.

# **12.1** I<sup>2</sup>C DC Electrical Characteristics

Table 42 provides the DC electrical characteristics for the I<sup>2</sup>C interface of the MPC8349EA.

#### Table 42. I<sup>2</sup>C DC Electrical Characteristics

At recommended operating conditions with  $\text{OV}_{\text{DD}}$  of 3.3 V  $\pm$  10%.

Parameter	Symbol	Min	Max	Unit	Notes
Input high voltage level	V <sub>IH</sub>	$0.7 \times OV_{DD}$	OV <sub>DD</sub> + 0.3	V	
Input low voltage level	V <sub>IL</sub>	-0.3	$0.3\times \text{OV}_{\text{DD}}$	V	_
Low level output voltage	V <sub>OL</sub>	0	$0.2\times\text{OV}_{\text{DD}}$	V	1
Output fall time from $V_{IH}(\text{min})$ to $V_{IL}(\text{max})$ with a bus capacitance from 10 to 400 pF	t <sub>i2KLKV</sub>	$20 + 0.1 \times C_B$	250	ns	2
Pulse width of spikes which must be suppressed by the input filter	t <sub>i2KHKL</sub>	0	50	ns	3
Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}$ (max)	I	-10	10	μA	4
Capacitance for each I/O pin	Cl	—	10	pF	_

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2.  $C_B$  = capacitance of one bus line in pF.

3. Refer to the MPC8349EA Integrated Host Processor Family Reference Manual, for information on the digital filter used.

4. I/O pins obstruct the SDA and SCL lines if  $\ensuremath{\mathsf{OV}_{\mathsf{DD}}}$  is switched off.

# 12.2 I<sup>2</sup>C AC Electrical Specifications

Table 43 provides the AC timing parameters for the I<sup>2</sup>C interface of the MPC8349EA. Note that all values refer to  $V_{IH}(min)$  and  $V_{IL}(max)$  levels (see Table 42).


#### Table 43. I<sup>2</sup>C AC Electrical Specifications

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	—	μS
High period of the SCL clock	t <sub>I2CH</sub>	0.6	—	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6	—	μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μS
Data setup time	t <sub>I2DVKH</sub>	100	—	ns
Data hold time:CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>I2DXKL</sub>	$\overline{0^2}$		μS

Package and Pin Listings

### 18.2 Mechanical Dimensions for the MPC8349EA TBGA

Figure 40 shows the mechanical dimensions and bottom surface nomenclature for the MPC8349EA, 672-TBGA package.



#### Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement must exclude any effect of mark on top surface of package.

#### Figure 40. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8349EA TBGA

Package and Pin Listings

Table 55. MPC8349EA	(TBGA) Pinout Listing (cor	itinued)
---------------------	----------------------------	----------

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GPIO1[2]/DMA_DDONE0/ GTM1_TOUT1	B25	I/O	OV <sub>DD</sub>	—
GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1	D24	I/O	OV <sub>DD</sub>	—
GPIO1[4]/DMA_DACK1/ GTM1_TGATE2/GTM2_TGATE1	A25	I/O	OV <sub>DD</sub>	—
GPIO1[5]/DMA_DDONE1/ GTM1_TOUT2/GTM2_TOUT1	B24	I/O	OV <sub>DD</sub>	—
GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4	A24	I/O	OV <sub>DD</sub>	—
GPIO1[7]/DMA_DACK2/ GTM1_TGATE3/GTM2_TGATE4	D23	I/O	OV <sub>DD</sub>	—
GPIO1[8]/DMA_DDONE2/ GTM1_TOUT3	B23	I/O	OV <sub>DD</sub>	—
GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3	A23	I/O	OV <sub>DD</sub>	—
GPIO1[10]/DMA_DACK3/ GTM1_TGATE4/GTM2_TGATE3	F22	I/O	OV <sub>DD</sub>	—
GPIO1[11]/DMA_DDONE3/ GTM1_TOUT4/GTM2_TOUT3	E22	I/O	OV <sub>DD</sub>	—
	USB Port 1			
MPH1_D0_ENABLEN/ DR_D0_ENABLEN	A26	I/O	OV <sub>DD</sub>	—
MPH1_D1_SER_TXD/ DR_D1_SER_TXD	B26	I/O	OV <sub>DD</sub>	—
MPH1_D2_VMO_SE0/ DR_D2_VMO_SE0	D25	I/O	OV <sub>DD</sub>	—
MPH1_D3_SPEED/DR_D3_SPEED	A27	I/O	OV <sub>DD</sub>	—
MPH1_D4_DP/DR_D4_DP	B27	I/O	OV <sub>DD</sub>	—
MPH1_D5_DM/DR_D5_DM	C27	I/O	OV <sub>DD</sub>	—
MPH1_D6_SER_RCV/ DR_D6_SER_RCV	D26	I/O	OV <sub>DD</sub>	—
MPH1_D7_DRVVBUS/ DR_D7_DRVVBUS	E26	I/O	OV <sub>DD</sub>	—
MPH1_NXT/DR_SESS_VLD_NXT	D27	I	OV <sub>DD</sub>	_
MPH1_DIR_DPPULLUP/ DR_XCVR_SEL_DPPULLUP	A28	I/O	OV <sub>DD</sub>	—
MPH1_STP_SUSPEND/ DR_STP_SUSPEND	F26	0	OV <sub>DD</sub>	—

#### Clocking

Table 57 provides the operating frequencies for the MPC8349EA TBGA under recommended operating conditions (see Table 2).

Characteristic <sup>1</sup>	400 MHz	533 MHz	667 MHz	Unit
e300 core frequency ( <i>core_clk</i> )	266–400	266–533	266–667	MHz
Coherent system bus frequency ( <i>csb_clk</i> )	100–266	100–333	100–333	MHz
DDR1 memory bus frequency (MCK) <sup>2</sup>	100–133	100–133	100–166.67	MHz
DDR2 memory bus frequency (MCK) <sup>3</sup>	100–133	100–133	100–200	MHz
Local bus frequency (LCLKn) <sup>4</sup>	16.67–133	16.67–133	16.67–133	MHz
PCI input frequency (CLKIN or PCI_CLK)	25–66	25–66	25–66	MHz
Security core maximum internal operating frequency	133	133	166	MHz
USB_DR, USB_MPH maximum internal operating frequency	133	133	166	MHz

Table 57. Operating Frequencies for TBGA

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM] and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>4</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part ordered, see Section 22.1, "Part Numbers Fully Addressed by This Document," for part ordering details and contact your Freescale Sales Representative or authorized distributor for more information.

# **19.1** System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor encodings for the system PLL.

RCWL[SPMF]	System PLL Multiplication Factor
0000	× 16
0001	Reserved
0010	× 2
0011	× 3
0100	× 4
0101	× 5
0110	× 6

Table 58. System PLL Multiplication Factors

# **19.3 Suggested PLL Configurations**

Table 62 shows suggested PLL configurations for 33 and 66 MHz input clocks.

Table 62. Sug	gested PLL	Configurations
---------------	------------	----------------

	RC	RCWL		400 MHz Device		533 MHz Device			667 MHz Device		
Ref No. <sup>1</sup>	SPMF	CORE PLL	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)
				33 N	/Hz CLKIN	/PCI_CLK	Options				
922	1001	0100010	—	_	—	—	—	f300	33	300	300
723	0111	0100011	33	233	350	33	233	350	33	233	350
604	0110	0000100	33	200	400	33	200	400	33	200	400
624	0110	0100100	33	200	400	33	200	400	33	200	400
803	1000	0000011	33	266	400	33	266	400	33	266	400
823	1000	0100011	33	266	400	33	266	400	33	266	400
903	1001	0000011		_		33	300	450	33	300	450
923	1001	0100011		_		33	300	450	33	300	450
704	0111	0000011			33	233	466	33	233	466	
724	0111	0100011	—			33	233	466	33	233	466
A03	1010	0000011	_			33	333	500	33	333	500
804	1000	0000100	_		33	266	533	33	266	533	
705	0111	0000101					—		33	233	583
606	0110	0000110		_			—		33	200	600
904	1001	0000100	—			_		33	300	600	
805	1000	0000101	_			_		33	266	667	
A04	1010	0000100		_			_		33	333	667
		66 MHz CLKIN/PCI_CLK Options									
304	0011	0000100	66	200	400	66	200	400	66	200	400
324	0011	0100100	66	200	400	66	200	400	66	200	400
403	0100	0000011	66	266	400	66	266	400	66	266	400
423	0100	0100011	66	266	400	66	266	400	66	266	400
305	0011	0000101	—			66	200	500	66	200	500
503	0101	0000011				66	333	500	66	333	500
404	0100	0000100	—			66	266	533	66	266	533

	RCWL		400 MHz Device		533 MHz Device			667 MHz Device			
Ref No. <sup>1</sup>	SPMF	CORE PLL	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)	Input Clock Freq (MHz) <sup>2</sup>	CSB Freq (MHz)	Core Freq (MHz)
306	0011	0000110				_		66	200	600	
405	0100	0000101	_			_		66	266	667	
504	0101	0000100	—				_		66	333	667

Table 62. Suggested PLL Configurations (continued)

<sup>1</sup> The PLL configuration reference number is the hexadecimal representation of RCWL, bits 4–15 associated with the SPMF and COREPLL settings given in the table.

<sup>2</sup> The input clock is CLKIN for PCI host mode or PCI\_CLK for PCI agent mode.

# 20 Thermal

This section describes the thermal specifications of the MPC8349EA.

### 20.1 Thermal Characteristics

Table 63 provides the package thermal characteristics for the 672  $35 \times 35$  mm TBGA of the MPC8349EA.

Table 63. Package Thermal	Characteristics for TBGA
---------------------------	--------------------------

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection on single-layer board (1s)	$R_{ ext{ heta}JA}$	14	°C/W	1, 2
Junction-to-ambient natural convection on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on single-layer board (1s)	$R_{ ext{ heta}JMA}$	11	°C/W	1, 3
Junction-to-ambient (at 200 ft/min) on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	8	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on single-layer board (1s)	$R_{ ext{ heta}JMA}$	9	°C/W	1, 3
Junction-to-ambient (at 2 m/s) on four-layer board (2s2p)	$R_{ ext{ heta}JMA}$	7	°C/W	1, 3
Junction-to-board thermal	$R_{ hetaJB}$	3.8	°C/W	4
Junction-to-case thermal	$R_{ ext{ heta}JC}$	1.7	°C/W	5

800-347-4572

The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com

### 20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

### 20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 $T_J$  = junction temperature (°C)  $T_C$  = case temperature of the package (°C)  $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)  $P_D$  = power dissipation (W)

# 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8349EA.

# 21.1 System Clocking

The MPC8349EA includes two PLLs:

1. The platform PLL generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."

#### System Design Information

2. The e300 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e300 core clock and the platform clock is selected using the e300 PLL ratio configuration bits as described in Section 19.2, "Core PLL Configuration."

# 21.2 PLL Power Supply Filtering

Each PLL gets power through independent power supply pins ( $AV_{DD}1$ ,  $AV_{DD}2$ , respectively). The  $AV_{DD}$  level should always equal to  $V_{DD}$ , and preferably these voltages are derived directly from  $V_{DD}$  through a low frequency filter scheme.

There are a number of ways to provide power reliably to the PLLs, but the recommended solution is to provide four independent filter circuits as illustrated in Figure 42, one to each of the four  $AV_{DD}$  pins. Independent filters to each PLL reduce the opportunity to cause noise injection from one PLL to the other.

The circuit filters noise in the PLL resonant frequency range from 500 kHz to 10 MHz. It should be built with surface mount capacitors with minimum effective series inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

To minimize noise coupled from nearby circuits, each circuit should be placed as closely as possible to the specific  $AV_{DD}$  pin being supplied. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of package, without the inductance of vias.

Figure 42 shows the PLL power supply filter circuit.




Figure 42. PLL Power Supply Filter Circuit

### 21.3 Decoupling Recommendations

Due to large address and data buses and high operating frequencies, the MPC8349EA can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the MPC8349EA system, and the device itself requires a clean, tightly regulated source of power. Therefore, the system designer should place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  pin of the device. These capacitors should receive their power from separate  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ ,  $LV_{DD}$ , and GND power planes in the PCB, with short traces to minimize inductance. Capacitors can be placed directly under the device using a standard escape pattern. Others can surround the part.

These capacitors should have a value of 0.01 or 0.1  $\mu$ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0402 or 0603 sizes.

In addition, distribute several bulk storage capacitors around the PCB, feeding the  $V_{DD}$ ,  $OV_{DD}$ ,  $GV_{DD}$ , and  $LV_{DD}$  planes, to enable quick recharging of the smaller chip capacitors. These bulk capacitors should

**Document Revision History** 

### 22.2 Part Marking

Parts are marked as in the example shown in Figure 44.




Figure 44. Freescale Part Marking for TBGA Devices

# 23 Document Revision History

This table provides a revision history of this document.

Table 68	Document	Revision	History
----------	----------	----------	---------

Rev. Number	Date	Substantive Change(s)
13	09/2011	<ul> <li>In Section 2.2, "Power Sequencing," added Section 2.2.1, "Power-Up Sequencing" and Figure 4.</li> <li>In Table 25, Table 29 and Table 31, removed the GTX_CLK125.</li> <li>In Table 34, updated t<sub>MDKHDX</sub> Max value from 170ns to 70ns.</li> </ul>
12	11/2010	<ul> <li>In Table 55 added note for pin LGPL4.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements, updated the list of open drain type pins.</li> </ul>
11	05/2010	<ul> <li>In Table 25 through Table 30, changed V<sub>IL</sub>(min) to V<sub>IH</sub>(max) to (20%–80%).</li> <li>Added Table 8, "EC_GTX_CLK125 AC Timing Specifications."</li> </ul>
10	5/2009	<ul> <li>In Table 57, updated frequency for max csb_clk to 333 MHz and DDR2, from 100-200 to 100-133 at core frequency = 533MHz.</li> <li>In Section 18.1, "Package Parameters for the MPC8349EA TBGA, changed solder ball for TBGA and PBGA from 95.5 Sn/0.5 Cu/4 Ag to 96.5 Sn/3.5 Ag.</li> <li>In Table 66, footnote 1, changed 667(TBGA) to 533(TBGA). footnote 4, added data rate for DDR1 and DDR2.</li> </ul>

Rev. Number	Date	Substantive Change(s)
9	2/2009	<ul> <li>Added footnote 6 to Table 7.</li> <li>In Section 9.2, "USB AC Electrical Specifications," clarified that AC table is for ULPI only.</li> <li>In Table 39, corrected t<sub>LBKHOV</sub> parameter to t<sub>LBKLOV</sub> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 22, Figure 24, and Figure 25 for output signals.</li> <li>Added footnote 11 to Table 55.</li> <li>Added footnote 4 to Table 66.</li> <li>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list.</li> <li>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In Table 57, corrected the max csb_clk to 266 MHz.</li> <li>In Table 62, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</li> <li>In Table 66, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 533 with a platform frequency of 266."</li> </ul>
8	4/2007	<ul> <li>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements,"deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>
7	3/2007	<ul> <li>In Table 57, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (<i>csb_clk</i>)' row, changed the value in the 533 MHz column to 100-333.</li> <li>In Table 63, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>
6	2/2007	<ul> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t<sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 41, "JTAG Interface Connection," updated with new figure.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced third sentence of first paragraph directing customer to product summary page for available frequency configuration parts.</li> </ul>
5	1/2007	<ul> <li>In Table 1, "Absolute Maximum Ratings," added (1.36 max for 667-MHz core frequency) to max V<sub>DD</sub> and Av<sub>DD</sub> values.</li> <li>In Table 2, "Recommended Operating Conditions," added a row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 4, "MPC8349EA Power Dissipation," added two footnotes to 667-MHz row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 54, "MPC83479EA (TBGA) Pinout Listing," updated V<sub>DD</sub> nd AV<sub>DD</sub> rows to show nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> </ul>
4	12/2006	Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified $T_{ddkhds}$ for 333 MHz from 900 ps to 775 ps.