



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Active |
|---------------------------------|--|
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 533MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | · · |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 672-LBGA |
| Supplier Device Package | 672-TBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8349eczuajdb |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| Table | 1. | Absol | ute l | Maxim | um | Ratings | 1 |
|-------|----|-------|-------|-------|----|---------|---|
|-------|----|-------|-------|-------|----|---------|---|

| | Parameter | Symbol | Max Value | Unit | Notes |
|---|--|-------------------|--|------|-------|
| Core supply voltage | | V _{DD} | –0.3 to 1.32 (1.36 max for 667-MHz core frequency) | V | _ |
| PLL supply voltage | | AV _{DD} | -0.3 to 1.32 (1.36 max for 667-MHz core frequency) | V | — |
| DDR and DDR2 DRAM I/O voltage | | GV _{DD} | –0.3 to 2.75 –0.3 to 1.98 | V | — |
| Three-speed Ethernet I/O, MII management voltage | | LV _{DD} | -0.3 to 3.63 | V | — |
| PCI, local bus, DUART, system control and power management, I^2C , and JTAG I/O voltage | | OV _{DD} | -0.3 to 3.63 | V | _ |
| Input voltage | DDR DRAM signals | MV _{IN} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 |
| | DDR DRAM reference | MV _{REF} | –0.3 to (GV _{DD} + 0.3) | V | 2, 5 |
| | Three-speed Ethernet signals | LV _{IN} | –0.3 to (LV _{DD} + 0.3) | V | 4, 5 |
| | Local bus, DUART, CLKIN, system control and power management, I ² C, and JTAG signals | OV _{IN} | -0.3 to (OV _{DD} + 0.3) | V | 3, 5 |
| | PCI | OV _{IN} | –0.3 to (OV _{DD} + 0.3) | V | 6 |
| Storage temperature r | ange | T _{STG} | -55 to 150 | °C | _ |

Notes:

¹ Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- ² Caution: MV_{IN} must not exceed GV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ³ **Caution:** OV_{IN} must not exceed OV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁴ **Caution:** LV_{IN} must not exceed LV_{DD} by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- ⁵ (M,L,O)V_{IN} and MV_{REF} may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6 OVIN on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

Table 11 lists the PLL and DLL lock times.

Table 11. PLL and DLL Lock Times

| Parameter/Condition | Min | Мах | Unit | Notes |
|---------------------|------|---------|----------------|-------|
| PLL lock times | - | 100 | μs | _ |
| DLL lock times | 7680 | 122,880 | csb_clk cycles | 1, 2 |

Notes:

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.

2. The csb_clk is determined by the CLKIN and system PLL ratio. See Section 19, "Clocking."

6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8349EA. Note that DDR SDRAM is $GV_{DD}(typ) = 2.5$ V and DDR2 SDRAM is $GV_{DD}(typ) = 1.8$ V. The AC electrical specifications are the same for DDR and DRR2 SDRAM.

NOTE

The information in this document is accurate for revision 3.0 silicon and later. For information on revision 1.1 silicon and earlier versions see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*. See Section 22.1, "Part Numbers Fully Addressed by This Document," for silicon revision level determination.

6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8349EA when $GV_{DD}(typ) = 1.8 \text{ V}.$

| Table 12 | . DDR2 | SDRAM D | C Electrica | I Characteristics | for GV _{DD} (typ |) = 1.8 V |
|----------|--------|---------|-------------|-------------------|---------------------------|-----------|
|----------|--------|---------|-------------|-------------------|---------------------------|-----------|

| Parameter/Condition | Symbol | Min | Max | Unit | Notes |
|--|-------------------|---------------------------|---------------------------|------|-------|
| I/O supply voltage | GV _{DD} | 1.71 | 1.89 | V | 1 |
| I/O reference voltage | MV _{REF} | $0.49\times GV_{DD}$ | $0.51 	imes GV_{DD}$ | V | 2 |
| I/O termination voltage | V _{TT} | MV _{REF} – 0.04 | MV _{REF} + 0.04 | V | 3 |
| Input high voltage | V _{IH} | MV _{REF} + 0.125 | GV _{DD} + 0.3 | V | — |
| Input low voltage | V _{IL} | -0.3 | MV _{REF} – 0.125 | V | — |
| Output leakage current | I _{OZ} | -9.9 | 9.9 | μA | 4 |
| Output high current (V _{OUT} = 1.420 V) | I _{OH} | -13.4 | _ | mA | — |

6.2.2 DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20 shows the DDR and DDR2 output AC timing specifications.

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications

At recommended operating conditions with GV_{DD} of (1.8 or 2.5 V) ± 5%.

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|--|---|--------------------------|--------------------------|------|-------|
| ADDR/CMD/MODT output setup with respect to MCK | t _{DDKHAS} | | | ns | 3 |
| 400 MHz | | 1.95 | — | | |
| 333 MHz | | 2.40 | — | | |
| 266 MHz | | 3.15 | — | | |
| 200 MHz | | 4.20 | — | | |
| ADDR/CMD/MODT output hold with respect to MCK | t _{DDKHAX} | | | ns | 3 |
| 400 MHz | | 1.95 | — | | |
| 333 MHz | | 2.40 | — | | |
| 266 MHz | | 3.15 | — | | |
| 200 MHz | | 4.20 | — | | |
| MCS(n) output setup with respect to MCK | t _{DDKHCS} | | | ns | 3 |
| 400 MHz | | 1.95 | — | | |
| 333 MHz | | 2.40 | — | | |
| 266 MHz | | 3.15 | — | | |
| 200 MHz | | 4.20 | — | | |
| MCS(n) output hold with respect to MCK | t _{DDKHCX} | | | ns | 3 |
| 400 MHz | | 1.95 | — | | |
| 333 MHz | | 2.40 | — | | |
| 266 MHz | | 3.15 | — | | |
| 200 MHz | | 4.20 | _ | | |
| MCK to MDQS Skew | t _{DDKHMH} | -0.6 | 0.6 | ns | 4 |
| MDQ/MECC/MDM output setup with respect to MDQS | t _{DDKHDS,} t _{DDKLDS} | | | ps | 5 |
| 400 MHz | | 700 | — | | |
| 333 MHz | | 775 | — | | |
| 266 MHz | | 1100 | — | | |
| 200 MHz | | 1200 | — | | |
| MDQ/MECC/MDM output hold with respect to MDQS | t _{DDKHDX,} t _{DDKLDX} | | | ps | 5 |
| 400 MHz | | 700 | — | | |
| 333 MHz | | 900 | — | | |
| 266 MHz | | 1100 | — | | |
| 200 MHz | | 1200 | — | | |
| MDQS preamble start | t _{DDKHMP} | $-0.5\times t_{MCK}-0.6$ | $-0.5\times t_{MCK}+0.6$ | ns | 6 |

| Parameter | Symbol | Min | Мах | Unit |
|--|-----------------|------------------------|-----|------|
| High-level output voltage, $I_{OH} = -100 \ \mu A$ | V _{OH} | OV _{DD} - 0.2 | - | V |
| Low-level output voltage, $I_{OL} = 100 \ \mu A$ | V _{OL} | — | 0.2 | V |

7.2 DUART AC Electrical Specifications

Table 22 provides the AC timing parameters for the DUART interface of the MPC8349EA.

Table 22. DUART AC Timing Specifications

| Parameter | Value | Unit | Notes |
|-------------------|-------------|------|-------|
| Minimum baud rate | 256 | baud | _ |
| Maximum baud rate | > 1,000,000 | baud | 1 |
| Oversample rate | 16 | | 2 |

Notes:

1. Actual attainable baud rate will be limited by the latency of interrupt processing.

2. The middle of a start bit is detected as the 8th sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16th sample.

8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

8.1 Three-Speed Ethernet Controller (TSEC)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in Section 8.3, "Ethernet Management Interface Electrical Characteristics."

Table 30. TBI Receive AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V \pm 10%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|---|----------------------------------|-----|-----|-----|------|
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) setup time to rising PMA_RX_CLK | t _{TRDVKH} 2 | 2.5 | — | _ | ns |
| RXD[7:0], RX_DV, RX_ER (RCG[9:0]) hold time to rising PMA_RX_CLK | t _{тRDXKH} ² | 1.5 | — | _ | ns |
| RX_CLK clock rise time (20%–80%) | t _{TRXR} | 0.7 | — | 2.4 | ns |
| RX_CLK clock fall time (80%-20%) | t _{TRXF} | 0.7 | _ | 2.4 | ns |

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript SK followed by the clock that is being skewed (TRX).
</sub>

2. Setup and hold time of even numbered RCG are measured from the riding edge of PMA_RX_CLK1. Setup and hold times of odd-numbered RCG are measured from the riding edge of PMA_RX_CLK0.

Figure 15 shows the TBI receive AC timing diagram.



Figure 15. TBI Receive AC Timing Diagram

8.2.4 RGMII and RTBI AC Timing Specifications

Table 31 presents the RGMII and RTBI AC timing specifications.

Table 31. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with LV_{DD} of 2.5 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|--|-------------------------------------|------|-----|------|------|
| Data to clock output skew (at transmitter) | t _{SKRGT} | -0.5 | — | 0.5 | ns |
| Data to clock input skew (at receiver) ² | t _{SKRGT} | 1.0 | — | 2.8 | ns |
| Clock cycle duration ³ | t _{RGT} | 7.2 | 8.0 | 8.8 | ns |
| Duty cycle for 1000Base-T ^{4, 5} | t _{RGTH} /t _{RGT} | 45 | 50 | 55 | % |
| Duty cycle for 10BASE-T and 100BASE-TX ^{3, 5} | t _{RGTH} /t _{RGT} | 40 | 50 | 60 | % |
| Rise time (20%–80%) | t _{RGTR} | — | — | 0.75 | ns |
| Fall time (80%–20%) | t _{RGTF} | — | — | 0.75 | ns |

Notes:

1. In general, the clock reference symbol for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t_{RGT} represents the TBI (T) receive (RX) clock. Also, the notation for rise (R) and fall (F) times follows the clock symbol. For symbols representing skews, the subscript is SK followed by the clock being skewed (RGT).

2. This implies that PC board design requires clocks to be routed so that an additional trace delay of greater than 1.5 ns is added to the associated clock signal.

3. For 10 and 100 Mbps, t_{RGT} scales to 400 ns \pm 40 ns and 40 ns \pm 4 ns, respectively.

4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t_{RGT} of the lowest speed transitioned.

5. Duty cycle reference is $LV_{DD}/2$.

Local Bus

Figure 21 through Figure 26 show the local bus signals.



Figure 21. Local Bus Signals, Nonspecial Signals Only (DLL Enabled)



Figure 22. Local Bus Signals, Nonspecial Signals Only (DLL Bypass Mode)





Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)



Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)



Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8349EA.

11.1 JTAG DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8349EA.

| Table 40. JTAG Interface | DC Electrical | Characteristics |
|--------------------------|----------------------|-----------------|
|--------------------------|----------------------|-----------------|

| Parameter | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|---------------------------|------------------------|------------------------|------|
| Input high voltage | V _{IH} | — | OV _{DD} - 0.3 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | — | ±5 | μA |
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8349EA.

13.1 PCI DC Electrical Characteristics

Table 44 provides the DC electrical characteristics for the PCI interface of the MPC8349EA.

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|---------------------------|-----------------|--|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | $V_{OUT} \ge V_{OH}$ (min) or | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | $V_{OUT} \le V_{OL}$ (max) | -0.3 | 0.8 | V |
| Input current | I _{IN} | $V_{IN}^{1} = 0 V \text{ or } V_{IN} = OV_{DD}$ | _ | ±5 | μA |
| High-level output voltage | V _{OH} | OV _{DD} = min, I _{OH} = -100 μA | OV _{DD} – 0.2 | _ | V |
| Low-level output voltage | V _{OL} | OV _{DD} = min, I _{OL} = 100 μA | _ | 0.2 | V |

Table 44. PCI DC Electrical Characteristics

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8349EA. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. Table 45 provides the PCI AC timing specifications at 66 MHz.

| Table 45. PCI AC Timing | Specifications at 66 MHz ¹ |
|-------------------------|---------------------------------------|
|-------------------------|---------------------------------------|

| Parameter | Symbol ² | Min | Мах | Unit | Notes |
|--------------------------------|---------------------|-----|-----|--------|-------|
| Clock to output valid | ^t PCKHOV | — | 6.0 | ns | 3 |
| Output hold from clock | t _{PCKHOX} | 1 | | ns | 3 |
| Clock to output high impedance | t _{PCKHOZ} | — | 14 | ns | 3, 4 |
| Input setup to clock | t _{PCIVKH} | 3.0 | _ | ns | 3, 5 |
| Input hold from clock | t _{PCIXKH} | 0 | _ | ns | 3, 5 |
| REQ64 to PORESET setup time | t _{PCRVRH} | 5 | — | clocks | 6 |

SPI

17 SPI

This section describes the SPI DC and AC electrical specifications.

17.1 SPI DC Electrical Characteristics

Table 53 provides the SPI DC electrical characteristics.

Table 53. SPI DC Electrical Characteristics

| Parameter | Symbol | Condition | Min | Мах | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage | V _{IH} | _ | 2.0 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | — | ±5 | μA |
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |
| Output low voltage | V _{OL} | I _{OL} = 8.0 mA | — | 0.5 | V |
| Output low voltage | V _{OL} | I _{OL} = 3.2 mA | — | 0.4 | V |

17.2 SPI AC Timing Specifications

Table 54 provides the SPI input and output AC timing specifications.

Table 54. SPI AC Timing Specifications¹

| Parameter | Symbol ² | Min | Мах | Unit |
|---|---------------------|-----|-----|------|
| SPI outputs valid—Master mode (internal clock) delay | t _{NIKHOV} | _ | 6 | ns |
| SPI outputs hold—Master mode (internal clock) delay | t _{NIKHOX} | 0.5 | — | ns |
| SPI outputs valid—Slave mode (external clock) delay | t _{NEKHOV} | _ | 8 | ns |
| SPI outputs hold—Slave mode (external clock) delay | t _{NEKHOX} | 2 | — | ns |
| SPI inputs—Master mode (internal clock input setup time | t _{NIIVKH} | 4 | — | ns |
| SPI inputs—Master mode (internal clock input hold time | t _{NIIXKH} | 0 | — | ns |
| SPI inputs—Slave mode (external clock) input setup time | t _{NEIVKH} | 4 | — | ns |
| SPI inputs—Slave mode (external clock) input hold time | t _{NEIXKH} | 2 | — | ns |

Notes:

1. Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal. Timings are measured at the pin.

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{NIKHOX} symbolizes the internal timing (NI) for the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
</sub>

Figure 37 provides the AC test load for the SPI.



Figure 38 and Figure 39 represent the AC timings from Table 54. Note that although the specifications generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.

Figure 38 shows the SPI timings in slave mode (external clock).



Note: The clock edge is selectable on SPI.



Figure 39 shows the SPI timings in master mode (internal clock).



Figure 39. SPI AC Timing in Master Mode (Internal Clock) Diagram

18 Package and Pin Listings

This section details package parameters, pin assignments, and dimensions. The MPC8349EA is available in a tape ball grid array (TBGA). See Section 18.1, "Package Parameters for the MPC8349EA TBGA" and Section 18.2, "Mechanical Dimensions for the MPC8349EA TBGA.

18.1 Package Parameters for the MPC8349EA TBGA

The package parameters are provided in the following list. The package type is $35 \text{ mm} \times 35 \text{ mm}$, 672 tape ball grid array (TBGA).

| Package outline | 35 mm × 35 mm |
|-------------------------|---|
| Interconnects | 672 |
| Pitch | 1.00 mm |
| Module height (typical) | 1.46 mm |
| Solder balls | 62 Sn/36 Pb/2 Ag (ZU package) 96.5 Sn/3.5Ag (VV package) |
| Ball diameter (typical) | 0.64 mm |

Package and Pin Listings

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | |
|---|--------------------|----------|------------------|-------|--|
| GPIO1[2]/DMA_DDONE0/ GTM1_TOUT1 | B25 | I/O | OV _{DD} | _ | |
| GPIO1[3]/DMA_DREQ1/GTM1_TIN2/ GTM2_TIN1 | D24 | I/O | OV _{DD} | — | |
| GPIO1[4]/DMA_DACK1/ GTM1_TGATE2/GTM2_TGATE1 | A25 | I/O | OV _{DD} | — | |
| GPIO1[5]/DMA_DDONE1/ GTM1_TOUT2/GTM2_TOUT1 | B24 | I/O | OV _{DD} | — | |
| GPIO1[6]/DMA_DREQ2/GTM1_TIN3/ GTM2_TIN4 | A24 | I/O | OV _{DD} | — | |
| GPIO1[7]/DMA_DACK2/ GTM1_TGATE3/GTM2_TGATE4 | D23 | I/O | OV _{DD} | — | |
| GPIO1[8]/DMA_DDONE2/ GTM1_TOUT3 | B23 | I/O | OV _{DD} | _ | |
| GPIO1[9]/DMA_DREQ3/GTM1_TIN4/ GTM2_TIN3 | A23 | I/O | OV _{DD} | — | |
| GPIO1[10]/DMA_DACK3/ GTM1_TGATE4/GTM2_TGATE3 | F22 | I/O | OV _{DD} | — | |
| GPIO1[11]/DMA_DDONE3/ GTM1_TOUT4/GTM2_TOUT3 | E22 | I/O | OV _{DD} | — | |
| USB Port 1 | | | | | |
| MPH1_D0_ENABLEN/ DR_D0_ENABLEN | A26 | I/O | OV _{DD} | — | |
| MPH1_D1_SER_TXD/ DR_D1_SER_TXD | B26 | I/O | OV _{DD} | — | |
| MPH1_D2_VMO_SE0/ DR_D2_VMO_SE0 | D25 | I/O | OV _{DD} | — | |
| MPH1_D3_SPEED/DR_D3_SPEED | A27 | I/O | OV _{DD} | — | |
| MPH1_D4_DP/DR_D4_DP | B27 | I/O | OV _{DD} | — | |
| MPH1_D5_DM/DR_D5_DM | C27 | I/O | OV _{DD} | — | |
| MPH1_D6_SER_RCV/ DR_D6_SER_RCV | D26 | I/O | OV _{DD} | — | |
| MPH1_D7_DRVVBUS/ DR_D7_DRVVBUS | E26 | I/O | OV _{DD} | — | |
| MPH1_NXT/DR_SESS_VLD_NXT | D27 | I | OV _{DD} | — | |
| MPH1_DIR_DPPULLUP/ DR_XCVR_SEL_DPPULLUP | A28 | I/O | OV _{DD} | — | |
| MPH1_STP_SUSPEND/ DR_STP_SUSPEND | F26 | 0 | OV _{DD} | — | |

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes | | |
|--|----------------------------|----------|-------------------|-------|--|--|
| TSEC2_TX_ER/GPIO1[24] | F14 | I/O | OV _{DD} | _ | | |
| TSEC2_TX_EN/GPIO1[12] | C5 | I/O | LV _{DD2} | _ | | |
| TSEC2_TX_CLK/GPIO1[30] | E14 | I/O | OV _{DD} | _ | | |
| | DUART | | | | | |
| UART_SOUT[1:2]/MSRCID[0:1]/ LSRCID[0:1] | AK27, AN29 | 0 | OV _{DD} | — | | |
| UART_SIN[1:2]/MSRCID[2:3]/ LSRCID[2:3] | AL28, AM29 | I/O | OV _{DD} | — | | |
| UART_CTS[1]/MSRCID4/LSRCID4 | AP30 | I/O | OV _{DD} | — | | |
| UART_CTS[2]/MDVAL/ LDVAL | AN30 | I/O | OV _{DD} | — | | |
| UART_RTS[1:2] | AP31, AM30 | 0 | OV _{DD} | — | | |
| | I ² C interface | | | | | |
| IIC1_SDA | AK29 | I/O | OV _{DD} | 2 | | |
| IIC1_SCL | AP32 | I/O | OV _{DD} | 2 | | |
| IIC2_SDA | AN31 | I/O | OV _{DD} | 2 | | |
| IIC2_SCL | AM31 | I/O | OV _{DD} | 2 | | |
| SPI | | | | | | |
| SPIMOSI/LCS[6] | AN32 | I/O | OV _{DD} | — | | |
| SPIMISO/LCS[7] | AP33 | I/O | OV _{DD} | — | | |
| SPICLK | AK30 | I/O | OV _{DD} | — | | |
| SPISEL | AL31 | I | OV _{DD} | — | | |
| | Clocks | | | | | |
| PCI_CLK_OUT[0:2] | AN9, AP9, AM10, | 0 | OV _{DD} | — | | |
| PCI_CLK_OUT[3]/LCS[6] | AN10 | 0 | OV _{DD} | — | | |
| PCI_CLK_OUT[4]/LCS[7] | AJ11 | 0 | OV _{DD} | — | | |
| PCI_CLK_OUT[5:7] | AP10, AL11, AM11 | 0 | OV _{DD} | — | | |
| PCI_SYNC_IN/PCI_CLOCK | AK12 | I | OV _{DD} | — | | |
| PCI_SYNC_OUT | AP11 | 0 | OV _{DD} | 3 | | |
| RTC/PIT_CLOCK | AM32 | I | OV _{DD} | — | | |
| CLKIN | AM9 | I | OV _{DD} | — | | |
| | JTAG | | | | | |
| ТСК | E20 | I | OV _{DD} | | | |
| TDI | F20 | I | OV _{DD} | 4 | | |

Clocking

19 Clocking

Figure 41 shows the internal distribution of the clocks.



Figure 41. MPC8349EA Clock Subsystem

The primary clock source can be one of two inputs, CLKIN or PCI_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8349EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider (÷2) and the multiplexors for PCI_SYNC_OUT and PCI_CLK_OUT. The CFG_CLKIN_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI_SYNC_OUT signal. The OCCR[PCICD*n*] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI_CLK_OUT signal.

PCI_SYNC_OUT is connected externally to PCI_SYNC_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI_SYNC_OUT must be connected properly to PCI_SYNC_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8349EA to function. When the device is configured as a PCI agent device, PCI_CLK is the primary input clock and the CLKIN signal should be tied to GND.

As shown in Figure 41, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (csb_clk), the internal clock for the DDR controller (ddr_clk), and the internal clock for the local bus interface unit ($lbiu_clk$).

The *csb_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb_clk = \{PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV)\} \times SPMF$

In PCI host mode, PCI_SYNC_IN \times (1 + CFG_CLKIN_DIV) is the CLKIN frequency.

The *csb_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb_clk* frequency to create the internal clock for the e300 core (*core_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$

 ddr_clk is not the external memory bus frequency; ddr_clk passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and $\overline{\text{MCK}}$). However, the data rate is the same frequency as ddr_clk .

The internal *lbiu_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$

lbiu_clk is not the external local bus frequency; *lbiu_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 56 specifies which units have a configurable clock frequency.

| Unit | Default Frequency | Options |
|----------------------------|-------------------|--|
| TSEC1 | csb_clk/3 | Off, csb_clk, csb_clk/2, csb_clk/3 |
| TSEC2, I ² C1 | csb_clk/3 | Off, csb_clk, csb_clk/2, csb_clk/3 |
| Security core | csb_clk/3 | Off, <i>csb_clk,</i> csb_clk/2, <i>csb_clk/3</i> |
| USB DR, USB MPH | csb_clk/3 | Off, csb_clk, csb_clk/2, <i>csb_clk/3</i> |
| PCI1, PCI2 and DMA complex | csb_clk | Off, csb_clk |

| | | | Input Clock Frequency (MHz) ² | | | | |
|--|------|--|--|--------------------------------|-------|-------|--|
| CFG_CLKIN_DIV at Reset ¹ | SPMF | <i>csb_clk</i> : Input Clock Ratio ² | 16.67 | 25 | 33.33 | 66.67 | |
| | | | | <i>csb_clk</i> Frequency (MHz) | | | |
| Low | 0110 | 6:1 | 100 | 150 | 200 | | |
| Low | 0111 | 7:1 | 116 | 175 | 233 | | |
| Low | 1000 | 8:1 | 133 | 200 | 266 | | |
| Low | 1001 | 9:1 | 150 | 225 | 300 | | |
| Low | 1010 | 10 : 1 | 166 | 250 | 333 | | |
| Low | 1011 | 11 : 1 | 183 | 275 | | 1 | |
| Low | 1100 | 12 : 1 | 200 | 300 | | | |
| Low | 1101 | 13 : 1 | 216 | 325 | | | |
| Low | 1110 | 14 : 1 | 233 | | | | |
| Low | 1111 | 15 : 1 | 250 | | | | |
| Low | 0000 | 16 : 1 | 266 | | | | |
| High | 0010 | 2:1 | | | | 133 | |
| High | 0011 | 3:1 | | | 100 | 200 | |
| High | 0100 | 4 : 1 | | | 133 | 266 | |
| High | 0101 | 5:1 | | | 166 | 333 | |
| High | 0110 | 6:1 | | | 200 | | |
| High | 0111 | 7:1 | | | 233 | | |
| High | 1000 | 8:1 | | | | | |

Table 59. CSB Frequency Options for Host Mode (continued)

¹ CFG_CLKIN_DIV selects the ratio between CLKIN and PCI_SYNC_OUT.

² CLKIN is the input clock in host mode; PCI_CLK is the input clock in agent mode.

Table 60. CSB Frequency Options for Agent Mode

| | | | Input Clock Frequency (MHz) ² | | | |
|--|------|--|--|-----|-------|-------|
| CFG_CLKIN_DIV at Reset ¹ | SPMF | <i>csb_clk</i> : Input Clock Ratio ² | 16.67 | 25 | 33.33 | 66.67 |
| | | | <i>csb_clk</i> Frequency (MHz) | | | |
| Low | 0010 | 2 : 1 | | | | 133 |
| Low | 0011 | 3 : 1 | | | 100 | 200 |
| Low | 0100 | 4 : 1 | | 100 | 133 | 266 |
| Low | 0101 | 5 : 1 | | 125 | 166 | 333 |

Thermal

(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_J = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_T = thermocouple temperature on top of package (°C)

 Ψ_{JT} = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

800-347-4572

The Bergquist Company 18930 West 78th St. Chanhassen, MN 55317 Internet: www.bergquistcompany.com

20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

 T_J = junction temperature (°C) T_C = case temperature of the package (°C) $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W) P_D = power dissipation (W)

21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8349EA.

21.1 System Clocking

The MPC8349EA includes two PLLs:

1. The platform PLL generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in Section 19.1, "System PLL Configuration."