



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e300
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	400MHz
Co-Processors/DSP	Security; SEC
RAM Controllers	DDR, DDR2
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (2)
SATA	-
USB	USB 2.0 + PHY (2)
Voltage - I/O	1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	672-LBGA
Supplier Device Package	672-LBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349evvagd">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349evvagd</a>

## 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

**Table 1. Absolute Maximum Ratings<sup>1</sup>**

Parameter		Symbol	Max Value	Unit	Notes
Core supply voltage		$V_{DD}$	–0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	—
PLL supply voltage		$AV_{DD}$	–0.3 to 1.32 (1.36 max for 667-MHz core frequency)	V	—
DDR and DDR2 DRAM I/O voltage		$GV_{DD}$	–0.3 to 2.75 –0.3 to 1.98	V	—
Three-speed Ethernet I/O, MII management voltage		$LV_{DD}$	–0.3 to 3.63	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage		$OV_{DD}$	–0.3 to 3.63	V	—
Input voltage	DDR DRAM signals	$MV_{IN}$	–0.3 to ( $GV_{DD} + 0.3$ )	V	2, 5
	DDR DRAM reference	$MV_{REF}$	–0.3 to ( $GV_{DD} + 0.3$ )	V	2, 5
	Three-speed Ethernet signals	$LV_{IN}$	–0.3 to ( $LV_{DD} + 0.3$ )	V	4, 5
	Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, and JTAG signals	$OV_{IN}$	–0.3 to ( $OV_{DD} + 0.3$ )	V	3, 5
	PCI	$OV_{IN}$	–0.3 to ( $OV_{DD} + 0.3$ )	V	6
Storage temperature range		$T_{STG}$	–55 to 150	°C	—

**Notes:**

- <sup>1</sup> Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- <sup>2</sup> **Caution:**  $MV_{IN}$  must not exceed  $GV_{DD}$  by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>3</sup> **Caution:**  $OV_{IN}$  must not exceed  $OV_{DD}$  by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>4</sup> **Caution:**  $LV_{IN}$  must not exceed  $LV_{DD}$  by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>5</sup> (M,L,O) $V_{IN}$  and  $MV_{REF}$  may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- <sup>6</sup>  $OV_{IN}$  on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

## 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8349EA. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.


**Table 2. Recommended Operating Conditions**

Parameter	Symbol	Recommended Value	Unit	Notes
Core supply voltage for 667-MHz core frequency	$V_{DD}$	$1.3\text{ V} \pm 60\text{ mV}$	V	1
Core supply voltage	$V_{DD}$	$1.2\text{ V} \pm 60\text{ mV}$	V	1
PLL supply voltage for 667-MHz core frequency	$AV_{DD}$	$1.3\text{ V} \pm 60\text{ mV}$	V	1
PLL supply voltage	$AV_{DD}$	$1.2\text{ V} \pm 60\text{ mV}$	V	1
DDR and DDR2 DRAM I/O voltage	$GV_{DD}$	$2.5\text{ V} \pm 125\text{ mV}$ $1.8\text{ V} \pm 90\text{ mV}$	V	—
Three-speed Ethernet I/O supply voltage	$LV_{DD1}$	$3.3\text{ V} \pm 330\text{ mV}$ $2.5\text{ V} \pm 125\text{ mV}$	V	—
Three-speed Ethernet I/O supply voltage	$LV_{DD2}$	$3.3\text{ V} \pm 330\text{ mV}$ $2.5\text{ V} \pm 125\text{ mV}$	V	—
PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage	$OV_{DD}$	$3.3\text{ V} \pm 330\text{ mV}$	V	—

**Note:**

<sup>1</sup>  $GV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ ,  $AV_{DD}$ , and  $V_{DD}$  must track each other and must vary in the same direction—either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8349EA.



**Figure 2. Overshoot/Undershoot Voltage for  $GV_{DD}/OV_{DD}/LV_{DD}$**

Table 11 lists the PLL and DLL lock times.

**Table 11. PLL and DLL Lock Times**

Parameter/Condition	Min	Max	Unit	Notes
PLL lock times	—	100	μs	—
DLL lock times	7680	122,880	csb_clk cycles	1, 2

**Notes:**

1. DLL lock times are a function of the ratio between the output clock and the coherency system bus clock (csb\_clk). A 2:1 ratio results in the minimum and an 8:1 ratio results in the maximum.
2. The csb\_clk is determined by the CLKIN and system PLL ratio. See [Section 19, “Clocking.”](#)

## 6 DDR and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the MPC8349EA. Note that DDR SDRAM is  $GV_{DD}(\text{typ}) = 2.5 \text{ V}$  and DDR2 SDRAM is  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ . The AC electrical specifications are the same for DDR and DDR2 SDRAM.

### NOTE

The information in this document is accurate for revision 3.0 silicon and later. For information on revision 1.1 silicon and earlier versions see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*. See [Section 22.1, “Part Numbers Fully Addressed by This Document,”](#) for silicon revision level determination.

### 6.1 DDR and DDR2 SDRAM DC Electrical Characteristics

Table 12 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the MPC8349EA when  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$ .

**Table 12. DDR2 SDRAM DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	$GV_{DD}$	1.71	1.89	V	1
I/O reference voltage	$MV_{REF}$	$0.49 \times GV_{DD}$	$0.51 \times GV_{DD}$	V	2
I/O termination voltage	$V_{TT}$	$MV_{REF} - 0.04$	$MV_{REF} + 0.04$	V	3
Input high voltage	$V_{IH}$	$MV_{REF} + 0.125$	$GV_{DD} + 0.3$	V	—
Input low voltage	$V_{IL}$	-0.3	$MV_{REF} - 0.125$	V	—
Output leakage current	$I_{OZ}$	-9.9	9.9	μA	4
Output high current ( $V_{OUT} = 1.420 \text{ V}$ )	$I_{OH}$	-13.4	—	mA	—

### 8.2.1.1 GMII Transmit AC Timing Specifications

Table 25 provides the GMII transmit AC timing specifications.

**Table 25. GMII Transmit AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
GTX_CLK clock period	$t_{GTX}$	—	8.0	—	ns
GTX_CLK duty cycle	$t_{GTXH}/t_{GTX}$	43.75	—	56.25	%
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	$t_{GTKHDX}$	0.5	—	5.0	ns
GTX_CLK clock rise time (20%–80%)	$t_{GTXR}$	—	—	1.0	ns
GTX_CLK clock fall time (80%–20%)	$t_{GTXF}$	—	—	1.0	ns

**Notes:**

- The symbols for timing specifications follow the pattern  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{GTKHDX}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also,  $t_{GTXR}$  symbolizes GMII transmit timing (GT) with respect to the  $t_{GTX}$  clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of  $t_{GTX}$  represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 9 shows the GMII transmit AC timing diagram.



**Figure 9. GMII Transmit AC Timing Diagram**

### 8.2.1.2 GMII Receive AC Timing Specifications

Table 26 provides the GMII receive AC timing specifications.

**Table 26. GMII Receive AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
RX_CLK clock period	$t_{GRX}$	—	8.0	—	ns
RX_CLK duty cycle	$t_{GRXH}/t_{GRX}$	40	—	60	%
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	$t_{GRDVKH}$	2.0	—	—	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	$t_{GRDXKH}$	0.5	—	—	ns


**Table 27. MII Transmit AC Timing Specifications (continued)**At recommended operating conditions with  $V_{DD}/OV_{DD}$  of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
TX_CLK data clock rise (20%–80%)	$t_{MTXR}$	1.0	—	4.0	ns
TX_CLK data clock fall (80%–20%)	$t_{MTXF}$	1.0	—	4.0	ns

**Note:**

1. The symbols for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDX}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). In general, the clock reference symbol is based on two to three letters representing the clock of a particular function. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 11 shows the MII transmit AC timing diagram.

**Figure 11. MII Transmit AC Timing Diagram**

## 8.2.2.2 MII Receive AC Timing Specifications

Table 28 provides the MII receive AC timing specifications.

**Table 28. MII Receive AC Timing Specifications**At recommended operating conditions with  $V_{DD}/OV_{DD}$  of 3.3 V  $\pm$  10%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
RX_CLK clock period 10 Mbps	$t_{MRX}$	—	400	—	ns
RX_CLK clock period 100 Mbps	$t_{MRX}$	—	40	—	ns
RX_CLK duty cycle	$t_{MRXH}/t_{MRX}$	35	—	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	$t_{MRDVKH}$	10.0	—	—	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	$t_{MRDXKH}$	10.0	—	—	ns

**Table 28. MII Receive AC Timing Specifications (continued)**At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

Parameter/Condition	Symbol <sup>1</sup>	Min	Typ	Max	Unit
RX_CLK clock rise (20%–80%)	$t_{MRXR}$	1.0	—	4.0	ns
RX_CLK clock fall time (80%–20%)	$t_{MRXF}$	1.0	—	4.0	ns

**Note:**

- The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 12 provides the AC test load for TSEC.



**Figure 12. TSEC AC Test Load**

Figure 13 shows the MII receive AC timing diagram.

**Figure 13. MII Receive AC Timing Diagram**

## 8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.


**Table 39. Local Bus General Timing Parameters—DLL Bypass<sup>9</sup>**

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	15	—	ns	2
Input setup to local bus clock	$t_{LBIVKH}$	7	—	ns	3, 4
Input hold from local bus clock	$t_{LBIXKH}$	1.0	—	ns	3, 4
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT1}$	1.5	—	ns	5
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT2}$	3	—	ns	6
LALE output fall to LAD output transition (LATCH hold time)	$t_{LBOTOT3}$	2.5	—	ns	7
Local bus clock to output valid	$t_{LBKLOV}$	—	3	ns	3
Local bus clock to output high impedance for LAD/LDP	$t_{LBKHOZ}$	—	4	ns	8


**Notes:**

1. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{LBIXKH1}$  symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the  $t_{LBK}$  clock reference (K) goes high (H), in this case for clock one (1). Also,  $t_{LBKHOX}$  symbolizes local bus timing (LB) for the  $t_{LBK}$  clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to the falling edge of LCLK0 (for all outputs and for  $\overline{LGTA}$  and LUPWAIT inputs) or the rising edge of LCLK0 (for all other inputs).
3. All signals are measured from  $OV_{DD}/2$  of the rising/falling edge of LCLK0 to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5.  $t_{LBOTOT1}$  should be used when RCWH[LALE] is set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
6.  $t_{LBOTOT2}$  should be used when RCWH[LALE] is not set and when the load on the LALE output pin is at least 10 pF less than the load on the LAD output pins.
7.  $t_{LBOTOT3}$  should be used when RCWH[LALE] is not set and when the load on the LALE output pin equals to the load on the LAD output pins.
8. For purposes of active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
9. DLL bypass mode is not recommended for use at frequencies above 66 MHz.

Figure 20 provides the AC test load for the local bus.

**Figure 20. Local Bus C Test Load**





**Figure 25. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Bypass Mode)**

Table 40. JTAG Interface DC Electrical Characteristics (continued)

Parameter	Symbol	Condition	Min	Max	Unit
Output low voltage	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	—	0.5	V
Output low voltage	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	0.4	V

## 11.2 JTAG AC Timing Specifications

This section describes the AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8349EA. Table 41 provides the JTAG AC timing specifications as defined in Figure 28 through Figure 31.

Table 41. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup>

At recommended operating conditions (see Table 2).

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
JTAG external clock frequency of operation	$f_{JTG}$	0	33.3	MHz	—
JTAG external clock cycle time	$t_{JTG}$	30	—	ns	—
JTAG external clock pulse width measured at 1.4 V	$t_{JTKHKL}$	15	—	ns	—
JTAG external clock rise and fall times	$t_{JTGR}, t_{JTGF}$	0	2	ns	—
$\overline{TRST}$ assert time	$t_{TRST}$	25	—	ns	3
Input setup times:				ns	
Boundary-scan data TMS, TDI	$t_{JTDVKH}$ $t_{JTIVKH}$	4 4	— —		4
Input hold times:				ns	
Boundary-scan data TMS, TDI	$t_{JTDXKH}$ $t_{JTIXKH}$	10 10	— —		4
Valid times:				ns	
Boundary-scan data TDO	$t_{JTKLDV}$ $t_{JTKLOV}$	2 2	11 11		5
Output hold times:				ns	
Boundary-scan data TDO	$t_{JTKLDX}$ $t_{JTKLOX}$	2 2	— —		5

Table 43. I<sup>2</sup>C AC Electrical Specifications (continued)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
Fall time of both SDA and SCL signals <sup>5</sup>	$t_{I2CF}$	—	300	ns
Setup time for STOP condition	$t_{I2PVKH}$	0.6	—	$\mu$ s
Bus free time between a STOP and START condition	$t_{I2KHDX}$	1.3	—	$\mu$ s
Noise margin at the LOW level for each connected device (including hysteresis)	$V_{NL}$	$0.1 \times OV_{DD}$	—	V
Noise margin at the HIGH level for each connected device (including hysteresis)	$V_{NH}$	$0.2 \times OV_{DD}$	—	V

**Notes:**

1. The symbols for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{I2DVKH}$  symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{I2SXKL}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the  $t_{I2C}$  clock reference (K) going to the low (L) state or hold time. Also,  $t_{I2PVKH}$  symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the stop condition (P) reaches the valid state (V) relative to the  $t_{I2C}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
2. The device provides a hold time of at least 300 ns for the SDA signal (referred to the  $V_{IH(min)}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.
3. The maximum  $t_{I2DVKH}$  must be met only if the device does not stretch the LOW period ( $t_{I2CL}$ ) of the SCL signal.
4.  $C_B$  = capacitance of one bus line in pF.
- 5.)The device does not follow the "I<sup>2</sup>C-BUS Specifications" version 2.1 regarding the  $t_{I2CF}$  AC parameter.

Figure 32 provides the AC test load for the I<sup>2</sup>C.



Figure 32. I<sup>2</sup>C AC Test Load

Figure 33 shows the AC timing diagram for the I<sup>2</sup>C bus.

Figure 33. I<sup>2</sup>C Bus AC Timing Diagram

## 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8349EA.

### 13.1 PCI DC Electrical Characteristics

Table 44 provides the DC electrical characteristics for the PCI interface of the MPC8349EA.

**Table 44. PCI DC Electrical Characteristics**

Parameter	Symbol	Test Condition	Min	Max	Unit
High-level input voltage	$V_{IH}$	$V_{OUT} \geq V_{OH} \text{ (min) or } V_{OUT} \leq V_{OL} \text{ (max)}$	2	$OV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$		-0.3	0.8	V
Input current	$I_{IN}$	$V_{IN}^1 = 0 \text{ V or } V_{IN} = OV_{DD}$	—	$\pm 5$	$\mu\text{A}$
High-level output voltage	$V_{OH}$	$OV_{DD} = \text{min, } I_{OH} = -100 \mu\text{A}$	$OV_{DD} - 0.2$	—	V
Low-level output voltage	$V_{OL}$	$OV_{DD} = \text{min, } I_{OL} = 100 \mu\text{A}$	—	0.2	V

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1.

### 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8349EA. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. Table 45 provides the PCI AC timing specifications at 66 MHz.

**Table 45. PCI AC Timing Specifications at 66 MHz<sup>1</sup>**

Parameter	Symbol <sup>2</sup>	Min	Max	Unit	Notes
Clock to output valid	$t_{PCKHOV}$	—	6.0	ns	3
Output hold from clock	$t_{PCKHOX}$	1	—	ns	3
Clock to output high impedance	$t_{PCKHOZ}$	—	14	ns	3, 4
Input setup to clock	$t_{PCIVKH}$	3.0	—	ns	3, 5
Input hold from clock	$t_{PCIXKH}$	0	—	ns	3, 5
$\overline{\text{REQ64}}$ to $\overline{\text{PORESET}}$ setup time	$t_{PCRVRH}$	5	—	clocks	6

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
PCI2_FRAME/GPIO2[1]	AE33	I/O	OV <sub>DD</sub>	5
PCI2_TRDY/GPIO2[2]	AF32	I/O	OV <sub>DD</sub>	5
PCI2_IRDY/GPIO2[3]	AE34	I/O	OV <sub>DD</sub>	5
PCI2_STOP/GPIO2[4]	AF34	I/O	OV <sub>DD</sub>	5
PCI2_DEVSEL/GPIO2[5]	AF33	I/O	OV <sub>DD</sub>	5
PCI2_SERR/PCI1_ACK64	AG33	I/O	OV <sub>DD</sub>	5
PCI2_PERR/PCI1_REQ64	AG32	I/O	OV <sub>DD</sub>	5
PCI2_REQ[0:2]/GPIO2[6:8]	Y32, Y34, AA32	I/O	OV <sub>DD</sub>	—
PCI2_GNT[0:2]/GPIO2[9:11]	Y31, Y33, AA31	I/O	OV <sub>DD</sub>	—
M66EN	A19	I	OV <sub>DD</sub>	—
<b>DDR SDRAM Memory Interface</b>				
MDQ[0:63]	D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8	I/O	GV <sub>DD</sub>	—
MECC[0:4]/MSRCID[0:4]	W4, W3, Y3, AA6, T1	I/O	GV <sub>DD</sub>	—
MECC[5]/MDVAL	U1	I/O	GV <sub>DD</sub>	—
MECC[6:7]	Y1, Y6	I/O	GV <sub>DD</sub>	—
MDM[0:8]	B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4	O	GV <sub>DD</sub>	—
MDQS[0:8]	B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2	I/O	GV <sub>DD</sub>	—
MBA[0:1]	AD1, AA5	O	GV <sub>DD</sub>	—
MA[0:14]	W1, U4, T3, R3, P1, M1, N1, L3, L1, K2, Y2, K3, J3, AP2, AN6	O	GV <sub>DD</sub>	—
MWE	AF1	O	GV <sub>DD</sub>	—
MRAS	AF4	O	GV <sub>DD</sub>	—
MCAS	AG3	O	GV <sub>DD</sub>	—
MCS[0:3]	AG2, AG1, AK1, AL4	O	GV <sub>DD</sub>	—
MCKE[0:1]	H3, G1	O	GV <sub>DD</sub>	3
MCK[0:5]	U2, F4, AM3, V3, F2, AN3	O	GV <sub>DD</sub>	—
MCK[0:5]	U3, E3, AN2, V4, E1, AM4	O	GV <sub>DD</sub>	—
MODT[0:3]	AH3, AJ5, AH1, AJ4	O	GV <sub>DD</sub>	—

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
MPH1_PWRFAULT/ DR_RX_ERROR_PWRFAULT	E27	I	OV <sub>DD</sub>	—
MPH1_PCTL0/DR_TX_VALID_PCTL0	A29	O	OV <sub>DD</sub>	—
MPH1_PCTL1/DR_TX_VALIDH_PCTL1	D28	O	OV <sub>DD</sub>	—
MPH1_CLK/DR_CLK	B29	I	OV <sub>DD</sub>	—
<b>USB Port 0</b>				
MPH0_D0_ENABLEN/ DR_D8_CHGVBUS	C29	I/O	OV <sub>DD</sub>	—
MPH0_D1_SER_TXD/ DR_D9_DCHGVBUS	A30	I/O	OV <sub>DD</sub>	—
MPH0_D2_VMO_SE0/DR_D10_DPPD	E28	I/O	OV <sub>DD</sub>	—
MPH0_D3_SPEED/DR_D11_DMMD	B30	I/O	OV <sub>DD</sub>	—
MPH0_D4_DP/DR_D12_VBUS_VLD	C30	I/O	OV <sub>DD</sub>	—
MPH0_D5_DM/DR_D13_SESS_END	A31	I/O	OV <sub>DD</sub>	—
MPH0_D6_SER_RCV/DR_D14	B31	I/O	OV <sub>DD</sub>	—
MPH0_D7_DRVVBUS/ DR_D15_IDPULLUP	C31	I/O	OV <sub>DD</sub>	—
MPH0_NXT/DR_RX_ACTIVE_ID	B32	I	OV <sub>DD</sub>	—
MPH0_DIR_DPPULLUP/DR_RESET	A32	I/O	OV <sub>DD</sub>	—
MPH0_STP_SUSPEND/ DR_TX_READY	A33	I/O	OV <sub>DD</sub>	—
MPH0_PWRFAULT/DR_RX_VALIDH	C32	I	OV <sub>DD</sub>	—
MPH0_PCTL0/DR_LINE_STATE0	D31	I/O	OV <sub>DD</sub>	—
MPH0_PCTL1/DR_LINE_STATE1	E30	I/O	OV <sub>DD</sub>	—
MPH0_CLK/DR_RX_VALID	B33	I	OV <sub>DD</sub>	—
<b>Programmable Interrupt Controller</b>				
MCP_OUT	AN33	O	OV <sub>DD</sub>	2
IRQ0/MCP_IN/GPIO2[12]	C19	I/O	OV <sub>DD</sub>	—
IRQ[1:5]/GPIO2[13:17]	C22, A22, D21, C21, B21	I/O	OV <sub>DD</sub>	—
IRQ[6]/GPIO2[18]/CKSTOP_OUT	A21	I/O	OV <sub>DD</sub>	—
IRQ[7]/GPIO2[19]/CKSTOP_IN	C20	I/O	OV <sub>DD</sub>	—
<b>Ethernet Management Interface</b>				
EC_MDC	A7	O	LV <sub>DD1</sub>	—
EC_MDIO	E9	I/O	LV <sub>DD1</sub>	11

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
TSEC2_TX_ER/GPIO1[24]	F14	I/O	OV <sub>DD</sub>	—
TSEC2_TX_EN/GPIO1[12]	C5	I/O	LV <sub>DD2</sub>	—
TSEC2_TX_CLK/GPIO1[30]	E14	I/O	OV <sub>DD</sub>	—
<b>UART</b>				
UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1]	AK27, AN29	O	OV <sub>DD</sub>	—
UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3]	AL28, AM29	I/O	OV <sub>DD</sub>	—
UART_CTS[1]/MSRCID4/LSRCID4	AP30	I/O	OV <sub>DD</sub>	—
UART_CTS[2]/MDVAL/ LDVAL	AN30	I/O	OV <sub>DD</sub>	—
UART_RTS[1:2]	AP31, AM30	O	OV <sub>DD</sub>	—
<b>I<sup>2</sup>C interface</b>				
IIC1_SDA	AK29	I/O	OV <sub>DD</sub>	2
IIC1_SCL	AP32	I/O	OV <sub>DD</sub>	2
IIC2_SDA	AN31	I/O	OV <sub>DD</sub>	2
IIC2_SCL	AM31	I/O	OV <sub>DD</sub>	2
<b>SPI</b>				
SPIMOSI/LCS[6]	AN32	I/O	OV <sub>DD</sub>	—
SPIMISO/LCS[7]	AP33	I/O	OV <sub>DD</sub>	—
SPICLK	AK30	I/O	OV <sub>DD</sub>	—
SPISEL	AL31	I	OV <sub>DD</sub>	—
<b>Clocks</b>				
PCI_CLK_OUT[0:2]	AN9, AP9, AM10,	O	OV <sub>DD</sub>	—
PCI_CLK_OUT[3]/LCS[6]	AN10	O	OV <sub>DD</sub>	—
PCI_CLK_OUT[4]/LCS[7]	AJ11	O	OV <sub>DD</sub>	—
PCI_CLK_OUT[5:7]	AP10, AL11, AM11	O	OV <sub>DD</sub>	—
PCI_SYNC_IN/PCI_CLOCK	AK12	I	OV <sub>DD</sub>	—
PCI_SYNC_OUT	AP11	O	OV <sub>DD</sub>	3
RTC/PIT_CLOCK	AM32	I	OV <sub>DD</sub>	—
CLKIN	AM9	I	OV <sub>DD</sub>	—
<b>JTAG</b>				
TCK	E20	I	OV <sub>DD</sub>	—
TDI	F20	I	OV <sub>DD</sub>	4

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

Signal	Package Pin Number	Pin Type	Power Supply	Notes
GND	A1, A34, C1, C7, C10, C11, C15, C23, C25, C28, D1, D8, D20, D30, E7, E13, E15, E17, E18, E21, E23, E25, E32, F6, F19, F27, F30, F34, G31, H5, J4, J34, K30, L5, M2, M5, M30, M33, N3, N5, P30, R5, R32, T5, T30, U6, U29, U33, V2, V5, V30, W6, W30, Y30, AA2, AA30, AB2, AB6, AB30, AC3, AC6, AD31, AE5, AF2, AF5, AF31, AG30, AG31, AH4, AJ3, AJ19, AJ22, AK7, AK13, AK14, AK16, AK18, AK20, AK25, AK28, AL3, AL5, AL10, AL12, AL22, AL27, AM1, AM6, AM7, AN12, AN17, AN34, AP1, AP8, AP34	—	—	—
GV <sub>DD</sub>	A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6, T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5, AF3, AG5, AH2, AH5, AH6, AJ6, AK6, AK8, AK9, AL6	Power for DDR DRAM I/O voltage (2.5 V)	GV <sub>DD</sub>	—
LV <sub>DD1</sub>	C9, D11	Power for three speed Ethernet #1 and for Ethernet management interface I/O (2.5 V, 3.3 V)	LV <sub>DD1</sub>	—
LV <sub>DD2</sub>	C6, D9	Power for three speed Ethernet #2 I/O (2.5 V, 3.3 V)	LV <sub>DD2</sub>	—
V <sub>DD</sub>	E19, E29, F7, F9, F11, F13, F15, F17, F18, F21, F23, F25, F29, H29, J6, K29, M29, N6, P29, T29, U30, V6, V29, W29, AB29, AC5, AD29, AF6, AF29, AH29, AJ8, AJ12, AJ14, AJ16, AJ18, AJ20, AJ21, AJ23, AJ25, AJ26, AJ27, AJ28, AJ29, AK10	Power for core (1.2 V nominal, 1.3 V for 667 MHz)	V <sub>DD</sub>	—
OV <sub>DD</sub>	B22, B28, C16, C17, C24, C26, D13, D15, D19, D29, E31, F28, G33, H30, L29, L32, N32, P31, R31, U32, W31, Y29, AA29, AC30, AE31, AF30, AG29, AJ17, AJ30, AK11, AL15, AL19, AL21, AL29, AL30, AM20, AM23, AM24, AM26, AM28, AN11, AN13	PCI, 10/100 Ethernet, and other standard (3.3 V)	OV <sub>DD</sub>	—
MVREF1	M3	I	DDR reference voltage	—



As shown in [Figure 41](#), the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock (*csb\_clk*), the internal clock for the DDR controller (*ddr\_clk*), and the internal clock for the local bus interface unit (*lbiu\_clk*).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

$$csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$$

In PCI host mode,  $PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)$  is the CLKIN frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr\_clk* frequency is determined by the following equation:

$$ddr\_clk = csb\_clk \times (1 + RCWL[DDRCM])$$

*ddr\_clk* is not the external memory bus frequency; *ddr\_clk* passes through the DDR clock divider ( $\div 2$ ) to create the differential DDR memory bus clock outputs (MCK and  $\overline{MCK}$ ). However, the data rate is the same frequency as *ddr\_clk*.

The internal *lbiu\_clk* frequency is determined by the following equation:

$$lbiu\_clk = csb\_clk \times (1 + RCWL[LBIUCM])$$

*lbiu\_clk* is not the external local bus frequency; *lbiu\_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. [Table 56](#) specifies which units have a configurable clock frequency.

**Table 56. Configurable Clock Units**

Unit	Default Frequency	Options
TSEC1	<i>csb_clk</i> /3	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
TSEC2, I <sup>2</sup> C1	<i>csb_clk</i> /3	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
Security core	<i>csb_clk</i> /3	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
USB DR, USB MPH	<i>csb_clk</i> /3	Off, <i>csb_clk</i> , <i>csb_clk</i> /2, <i>csb_clk</i> /3
PCI1, PCI2 and DMA complex	<i>csb_clk</i>	Off, <i>csb_clk</i>

Heat sink vendors include the following list:

Aavid Thermalloy 80 Commercial St. Concord, NH 03301 Internet: <a href="http://www.aavidthermalloy.com">www.aavidthermalloy.com</a>	603-224-9988
Alpha Novatech 473 Sapena Ct. #12 Santa Clara, CA 95054 Internet: <a href="http://www.alphanovatech.com">www.alphanovatech.com</a>	408-567-8082
International Electronic Research Corporation (IERC) 413 North Moss St. Burbank, CA 91502 Internet: <a href="http://www.ctscorp.com">www.ctscorp.com</a>	818-842-7277
Millennium Electronics (MEI) Loroco Sites 671 East Brokaw Road San Jose, CA 95112 Internet: <a href="http://www.mei-thermal.com">www.mei-thermal.com</a>	408-436-8770
Tyco Electronics Chip Coolers™ P.O. Box 3668 Harrisburg, PA 17105-3668 Internet: <a href="http://www.chipcoolers.com">www.chipcoolers.com</a>	800-522-2800
Wakefield Engineering 33 Bridge St. Pelham, NH 03076 Internet: <a href="http://www.wakefield.com">www.wakefield.com</a>	603-635-5102

Interface material vendors include the following:

Chomerics, Inc. 77 Dragon Ct. Woburn, MA 01801 Internet: <a href="http://www.chomerics.com">www.chomerics.com</a>	781-935-4850
Dow-Corning Corporation Dow-Corning Electronic Materials P.O. Box 994 Midland, MI 48686-0997 Internet: <a href="http://www.dowcorning.com">www.dowcorning.com</a>	800-248-2481
Shin-Etsu MicroSi, Inc. 10028 S. 51st St. Phoenix, AZ 85044 Internet: <a href="http://www.microsi.com">www.microsi.com</a>	888-642-7674

The Bergquist Company  
 18930 West 78th St.  
 Chanhassen, MN 55317  
 Internet: [www.bergquistcompany.com](http://www.bergquistcompany.com)

800-347-4572

## 20.3 Heat Sink Attachment

When heat sinks are attached, an interface material is required, preferably thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces that can lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint lifetime of the package. The recommended maximum force on the top of the package is 10 lb force (4.5 kg force). Any adhesive attachment should attach to painted or plastic surfaces, and its performance should be verified under the application requirements.

### 20.3.1 Experimental Determination of the Junction Temperature with a Heat Sink

When a heat sink is used, the junction temperature is determined from a thermocouple inserted at the interface between the case of the package and the interface material. A clearance slot or hole is normally required in the heat sink. Minimize the size of the clearance to minimize the change in thermal performance caused by removing part of the thermal interface to the heat sink. Because of the experimental difficulties with this technique, many engineers measure the heat sink temperature and then back calculate the case temperature using a separate measurement of the thermal resistance of the interface. From this case temperature, the junction temperature is determined from the junction-to-case thermal resistance.

$$T_J = T_C + (R_{\theta JC} \times P_D)$$

where:

$T_J$  = junction temperature (°C)

$T_C$  = case temperature of the package (°C)

$R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

$P_D$  = power dissipation (W)

## 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8349EA.

### 21.1 System Clocking

The MPC8349EA includes two PLLs:

1. The platform PLL generates the platform clock from the externally supplied CLKIN input. The frequency ratio between the platform and CLKIN is selected using the platform PLL ratio configuration bits as described in [Section 19.1, “System PLL Configuration.”](#)

$V_2 = (1 \div (1/R_1 + 1/R_2)) \times I_{\text{source}}$ . Solving for the output impedance gives  $R_{\text{source}} = R_{\text{term}} \times (V_1 \div V_2 - 1)$ . The drive current is then  $I_{\text{source}} = V_1 \div R_{\text{source}}$ .

Table 65 summarizes the signal impedance targets. The driver impedance are targeted at minimum  $V_{\text{DD}}$ , nominal  $OV_{\text{DD}}$ , 105°C.

Table 65. Impedance Characteristics

Impedance	Local Bus, Ethernet, DUART, Control, Configuration, Power Management	PCI Signals (Not Including PCI Output Clocks)	PCI Output Clocks (Including PCI_SYNC_OUT)	DDR DRAM	Symbol	Unit
$R_N$	42 Target	25 Target	42 Target	20 Target	$Z_0$	W
$R_P$	42 Target	25 Target	42 Target	20 Target	$Z_0$	W
Differential	NA	NA	NA	NA	$Z_{\text{DIFF}}$	W

**Note:** Nominal supply voltages. See Table 1,  $T_j = 105^\circ\text{C}$ .

## 21.6 Configuration Pin Multiplexing

The MPC8349EA power-on configuration options can be set through external pull-up or pull-down resistors of 4.7 k $\Omega$  on certain output pins (see the customer-visible configuration pins). These pins are used as output only pins in normal operation.

However, while  $\overline{\text{HRESET}}$  is asserted, these pins are treated as inputs, and the value on these pins is latched when  $\overline{\text{PORESET}}$  deasserts. Then the input receiver is disabled and the I/O circuit takes on its normal function. Careful board layout with stubless connections to these pull-up/pull-down resistors coupled with the large value of the pull-up/pull-down resistor should minimize the disruption of signal quality or speed for the output pins.

## 21.7 Pull-Up Resistor Requirements

The MPC8349EA requires high resistance pull-up resistors (10 k $\Omega$  is recommended) on open-drain pins, including I<sup>2</sup>C pins, and IPIC interrupt pins.

For more information on required pull-up resistors and the connections required for the JTAG interface, refer to application note AN2931, “PowerQUICC Design Checklist.”

# 22 Ordering Information


This section presents ordering information for the device discussed in this document, and it shows an example of how the parts are marked.

### NOTE

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications* (Document Order No. MPC8349EEC).

## 22.2 Part Marking

Parts are marked as in the example shown in [Figure 44](#).



**Notes:**

ATWLYYWW is the traceability code.

CCCCC is the country code.

MMMMM is the mask number.

YWWLAZ is the assembly traceability code.

**Figure 44. Freescale Part Marking for TBGA Devices**

## 23 Document Revision History

This table provides a revision history of this document.

**Table 68. Document Revision History**

Rev. Number	Date	Substantive Change(s)
13	09/2011	<ul style="list-style-type: none"> <li>In <a href="#">Section 2.2, "Power Sequencing,"</a> added <a href="#">Section 2.2.1, "Power-Up Sequencing"</a> and <a href="#">Figure 4</a>.</li> <li>In <a href="#">Table 25</a>, <a href="#">Table 29</a> and <a href="#">Table 31</a>, removed the GTX_CLK125.</li> <li>In <a href="#">Table 34</a>, updated <math>t_{MDKHDX}</math> Max value from 170ns to 70ns.</li> </ul>
12	11/2010	<ul style="list-style-type: none"> <li>In <a href="#">Table 55</a> added note for pin LGPL4.</li> <li>In <a href="#">Section 21.7, "Pull-Up Resistor Requirements,"</a> updated the list of open drain type pins.</li> </ul>
11	05/2010	<ul style="list-style-type: none"> <li>In <a href="#">Table 25</a> through <a href="#">Table 30</a>, changed <math>V_{IL}(\text{min})</math> to <math>V_{IH}(\text{max})</math> to (20%–80%).</li> <li>Added <a href="#">Table 8</a>, "EC GTX_CLK125 AC Timing Specifications."</li> </ul>
10	5/2009	<ul style="list-style-type: none"> <li>In <a href="#">Table 57</a>, updated frequency for max csb_clk to 333 MHz and DDR2, from 100-200 to 100-133 at core frequency = 533MHz.</li> <li>In <a href="#">Section 18.1, "Package Parameters for the MPC8349EA TBGA,"</a> changed solder ball for TBGA and PBGA from 95.5 Sn/0.5 Cu/4 Ag to 96.5 Sn/3.5 Ag.</li> <li>In <a href="#">Table 66</a>, footnote 1, changed 667(TBGA) to 533(TBGA). footnote 4, added data rate for DDR1 and DDR2.</li> </ul>