



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e300   |
| Number of Cores/Bus Width       | 1 Core, 32-Bit   |
| Speed                           | 533MHz   |
| Co-Processors/DSP               | Security; SEC  |
| RAM Controllers                 | DDR, DDR2  |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (2)  |
| SATA                            | -  |
| USB                             | USB 2.0 + PHY (2)  |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | 0°C ~ 105°C (TA)   |
| Security Features               | Cryptography, Random Number Generator                                  |
| Package / Case                  | 672-LBGA   |
| Supplier Device Package         | 672-LBGA (35x35)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349evvajdb |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Overview

- On-chip arbitration supporting five masters on PCI1, three masters on PCI2
- Accesses to all PCI address spaces
- Parity supported
- Selectable hardware-enforced coherency
- Address translation units for address mapping between host and peripheral
- Dual address cycle for target
- Internal configuration registers accessible from PCI
- Security engine is optimized to handle all the algorithms associated with IPSec, SSL/TLS, SRTP, IEEE Std. 802.11i<sup>®</sup>, iSCSI, and IKE processing. The security engine contains four crypto-channels, a controller, and a set of crypto execution units (EUs):
  - Public key execution unit (PKEU) :
    - RSA and Diffie-Hellman algorithms
    - Programmable field size up to 2048 bits
    - Elliptic curve cryptography
    - F2m and F(p) modes
    - Programmable field size up to 511 bits
  - Data encryption standard (DES) execution unit (DEU)
    - DES and 3DES algorithms
    - Two key (K1, K2) or three key (K1, K2, K3) for 3DES
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
    - Implements the Rijndael symmetric-key cipher
    - Key lengths of 128, 192, and 256 bits
    - ECB, CBC, CCM, and counter (CTR) modes
  - XOR parity generation accelerator for RAID applications
  - ARC four execution unit (AFEU)
    - Stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - Message digest execution unit (MDEU)
    - SHA with 160-, 224-, or 256-bit message digest
    - MD5 with 128-bit message digest
    - HMAC with either algorithm
  - Random number generator (RNG)
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Static and/or dynamic assignment of crypto-execution units through an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Universal serial bus (USB) dual role controller
  - USB on-the-go mode with both device and host functionality

# 2.1.1 Absolute Maximum Ratings

Table 1 provides the absolute maximum ratings.

| Table | 1. | Absol | ute I | Maxim | um | Ratings | 1 |
|-------|----|-------|-------|-------|----|---------|---|
|-------|----|-------|-------|-------|----|---------|---|

| Parameter   |  | Symbol            | Max Value  | Unit | Notes |
|---|--|-------------------|--|------|-------|
| Core supply voltage   |  | V <sub>DD</sub>   | –0.3 to 1.32 (1.36 max<br>for 667-MHz core<br>frequency) | V    | _     |
| PLL supply voltage  |  | AV <sub>DD</sub>  | -0.3 to 1.32 (1.36 max<br>for 667-MHz core<br>frequency) | V    | —     |
| DDR and DDR2 DRAM I/O voltage   |  | GV <sub>DD</sub>  | –0.3 to 2.75<br>–0.3 to 1.98                             | V    | —     |
| Three-speed Ethernet I/O, MII management voltage  |  | LV <sub>DD</sub>  | -0.3 to 3.63   | V    | —     |
| PCI, local bus, DUART, system control and power management, $I^2C$ , and JTAG I/O voltage |  | OV <sub>DD</sub>  | -0.3 to 3.63   | V    | _     |
| Input voltage   | DDR DRAM signals   | MV <sub>IN</sub>  | –0.3 to (GV <sub>DD</sub> + 0.3)                         | V    | 2, 5  |
|   | DDR DRAM reference   | MV <sub>REF</sub> | –0.3 to (GV <sub>DD</sub> + 0.3)                         | V    | 2, 5  |
|   | Three-speed Ethernet signals   | LV <sub>IN</sub>  | –0.3 to (LV <sub>DD</sub> + 0.3)                         | V    | 4, 5  |
|   | Local bus, DUART, CLKIN, system control and power management, I <sup>2</sup> C, and JTAG signals | OV <sub>IN</sub>  | -0.3 to (OV <sub>DD</sub> + 0.3)                         | V    | 3, 5  |
|   | PCI  | OV <sub>IN</sub>  | –0.3 to (OV <sub>DD</sub> + 0.3)                         | V    | 6     |
| Storage temperature r   | ange   | T <sub>STG</sub>  | -55 to 150   | °C   | _     |

Notes:

<sup>1</sup> Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

- <sup>2</sup> Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>3</sup> **Caution:** OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>4</sup> **Caution:** LV<sub>IN</sub> must not exceed LV<sub>DD</sub> by more than 0.3 V. This limit can be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- <sup>5</sup> (M,L,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 6 OVIN on the PCI interface can overshoot/undershoot according to the PCI Electrical Specification for 3.3-V operation, as shown in Figure 3.

Electrical Characteristics

# 2.1.2 Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8349EA. Note that the values in Table 2 are the recommended and tested operating conditions. Proper device operation outside these conditions is not guaranteed.

| Parameter  | Symbol            | Recommended<br>Value             | Unit | Notes |
|--|-------------------|----------------------------------|------|-------|
| Core supply voltage for 667-MHz core frequency   | V <sub>DD</sub>   | 1.3 V ± 60 mV                    | V    | 1     |
| Core supply voltage  | V <sub>DD</sub>   | 1.2 V ± 60 mV                    | V    | 1     |
| PLL supply voltage for 667-MHz core frequency  | $AV_{DD}$         | 1.3 V ± 60 mV                    | V    | 1     |
| PLL supply voltage   | $AV_{DD}$         | 1.2 V ± 60 mV                    | V    | 1     |
| DDR and DDR2 DRAM I/O voltage  | GV <sub>DD</sub>  | 2.5 V ± 125 mV<br>1.8 V ± 90 mV  | V    | —     |
| Three-speed Ethernet I/O supply voltage  | LV <sub>DD1</sub> | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | —     |
| Three-speed Ethernet I/O supply voltage  | LV <sub>DD2</sub> | 3.3 V ± 330 mV<br>2.5 V ± 125 mV | V    | _     |
| PCI, local bus, DUART, system control and power management, I <sup>2</sup> C, and JTAG I/O voltage | OV <sub>DD</sub>  | 3.3 V ± 330 mV                   | V    | —     |

| Table 2. Recommended C | Operating Co | nditions |
|------------------------|--------------|----------|
|------------------------|--------------|----------|

Note:

<sup>1</sup> GV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8349EA.



# 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the device.

# 4.1 DC Electrical Characteristics

Table 6 provides the clock input (CLKIN/PCI\_SYNC\_IN) DC timing specifications for the MPC8349EA.

| Parameter                 | Condition  | Symbol          | Min  | Мах                    | Unit |
|---------------------------|--|-----------------|------|------------------------|------|
| Input high voltage        | _  | V <sub>IH</sub> | 2.7  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage         | _  | V <sub>IL</sub> | -0.3 | 0.4                    | V    |
| CLKIN input current       | $0~V \leq V_{IN} \leq OV_{DD}$   | I <sub>IN</sub> | —    | ±10                    | μA   |
| PCI_SYNC_IN input current | $\begin{array}{c} 0 \text{ V} \leq \text{V}_{\text{IN}} \leq 0.5 \text{ V or} \\ \text{OV}_{\text{DD}} - 0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{OV}_{\text{DD}} \end{array}$ | I <sub>IN</sub> | _    | ±10                    | μA   |
| PCI_SYNC_IN input current | $0.5~V \leq V_{IN} \leq OV_{DD} - 0.5~V$   | I <sub>IN</sub> | —    | ±50                    | μA   |

Table 6. CLKIN DC Timing Specifications

# 4.2 AC Electrical Characteristics

The primary clock source for the MPC8349EA can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. Table 7 provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

**Table 7. CLKIN AC Timing Specifications** 

| Parameter/Condition              | Symbol                               | Min | Typical | Мах  | Unit | Notes |
|----------------------------------|--------------------------------------|-----|---------|------|------|-------|
| CLKIN/PCI_CLK frequency          | f <sub>CLKIN</sub>                   | —   | —       | 66   | MHz  | 1, 6  |
| CLKIN/PCI_CLK cycle time         | t <sub>CLKIN</sub>                   | 15  | —       | —    | ns   | —     |
| CLKIN/PCI_CLK rise and fall time | t <sub>KH</sub> , t <sub>KL</sub>    | 0.6 | 1.0     | 2.3  | ns   | 2     |
| CLKIN/PCI_CLK duty cycle         | t <sub>KHK</sub> /t <sub>CLKIN</sub> | 40  | —       | 60   | %    | 3     |
| CLKIN/PCI_CLK jitter             | _                                    | —   | —       | ±150 | ps   | 4, 5  |

Notes:

1. Caution: The system, core, USB, security, and TSEC must not exceed their respective maximum or minimum operating frequencies.

- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter—short term and long term—and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
- 6. Spread spectrum clocking is allowed with 1% input frequency down-spread at maximum 50 KHz modulation rate regardless of input frequency.

### DDR and DDR2 SDRAM

### Table 12. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V (continued)

| Output low current (V <sub>OUT</sub> = 0.280 V) | I <sub>OL</sub> | 13.4 | _ | mA | _ |
|---|-----------------|------|---|----|---|
|   |                 |      |   |    |   |

Notes:

1.  $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

2.  $MV_{REF}$  is expected to equal 0.5 ×  $GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  cannot exceed ±2% of the DC value.

 V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to equal MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

Table 13 provides the DDR2 capacitance when  $GV_{DD}(typ) = 1.8$  V.

### Table 13. DDR2 SDRAM Capacitance for GV<sub>DD</sub>(typ) = 1.8 V

| Parameter/Condition                          | Symbol           | Min | Мах | Unit | Notes |
|--|------------------|-----|-----|------|-------|
| Input/output capacitance: DQ, DQS, DQS       | C <sub>IO</sub>  | 6   | 8   | pF   | 1     |
| Delta input/output capacitance: DQ, DQS, DQS | C <sub>DIO</sub> | _   | 0.5 | pF   | 1     |

Note:

1. This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ , f = 1 MHz, T<sub>A</sub> = 25°C, V<sub>OUT</sub> =  $GV_{DD}/2$ , V<sub>OUT</sub> (peak-to-peak) = 0.2 V.

Table 14 provides the recommended operating conditions for the DDR SDRAM component(s) when  $GV_{DD}(typ) = 2.5 \text{ V}.$ 

### Table 14. DDR SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 2.5 V

| Parameter/Condition                             | Symbol            | Min                      | Мах                      | Unit | Notes |
|---|-------------------|--------------------------|--------------------------|------|-------|
| I/O supply voltage                              | GV <sub>DD</sub>  | 2.375                    | 2.625                    | V    | 1     |
| I/O reference voltage                           | MV <sub>REF</sub> | $0.49 	imes GV_{DD}$     | $0.51 	imes GV_{DD}$     | V    | 2     |
| I/O termination voltage                         | V <sub>TT</sub>   | MV <sub>REF</sub> - 0.04 | MV <sub>REF</sub> + 0.04 | V    | 3     |
| Input high voltage                              | V <sub>IH</sub>   | MV <sub>REF</sub> + 0.18 | GV <sub>DD</sub> + 0.3   | V    | —     |
| Input low voltage                               | V <sub>IL</sub>   | -0.3                     | MV <sub>REF</sub> – 0.18 | V    | —     |
| Output leakage current                          | I <sub>OZ</sub>   | -9.9                     | -9.9                     | μA   | 4     |
| Output high current (V <sub>OUT</sub> = 1.95 V) | I <sub>ОН</sub>   | -15.2                    | —                        | mA   | —     |
| Output low current (V <sub>OUT</sub> = 0.35 V)  | I <sub>OL</sub>   | 15.2                     | —                        | mA   | —     |

Notes:

1.  $GV_{DD}$  is expected to be within 50 mV of the DRAM  $GV_{DD}$  at all times.

2. MV<sub>REF</sub> is expected to be equal to 0.5 × GV<sub>DD</sub>, and to track GV<sub>DD</sub> DC variations as measured at the receiver. Peak-to-peak noise on MV<sub>REF</sub> may not exceed ±2% of the DC value.

3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.

4. Output leakage is measured with all outputs disabled, 0 V  $\leq$  V<sub>OUT</sub>  $\leq$  GV<sub>DD</sub>.

### DDR and DDR2 SDRAM

### Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV<sub>DD</sub> of (1.8 or 2.5 V)  $\pm$  5%.

| Parameter         | Symbol <sup>1</sup> | Min  | Мах | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | t <sub>DDKHME</sub> | -0.6 | 0.6 | ns   | 6     |

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
  </sub>
- 2. All MCK/ $\overline{MCK}$  referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register and is typically set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual for the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

Figure 6 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).



Figure 6. Timing Diagram for t<sub>DDKHMH</sub>

# 8.2.3.1 TBI Transmit AC Timing Specifications

Table 29 provides the TBI transmit AC timing specifications.

## Table 29. TBI Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

| Parameter/Condition                              | Symbol <sup>1</sup>                 | Min | Тур | Мах | Unit |
|--|-------------------------------------|-----|-----|-----|------|
| GTX_CLK clock period                             | t <sub>TTX</sub>                    | _   | 8.0 | —   | ns   |
| GTX_CLK duty cycle                               | t <sub>TTXH</sub> /t <sub>TTX</sub> | 40  | _   | 60  | %    |
| GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay | t <sub>TTKHDX</sub>                 | 1.0 | _   | 5.0 | ns   |
| GTX_CLK clock rise (20%–80%)                     | t <sub>TTXR</sub>                   | —   | _   | 1.0 | ns   |
| GTX_CLK clock fall time (80%–20%)                | t <sub>TTXF</sub>                   | —   |     | 1.0 | ns   |

### Notes:

1. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>TTKHDV</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also, t<sub>TTKHDX</sub> symbolizes the TBI transmit timing (TT) with respect to the time from t<sub>TTX</sub> (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t<sub>TTX</sub> represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

## Figure 14 shows the TBI transmit AC timing diagram.



Figure 14. TBI Transmit AC Timing Diagram

## 8.2.3.2 TBI Receive AC Timing Specifications

Table 30 provides the TBI receive AC timing specifications.

### Table 30. TBI Receive AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of 3.3 V ± 10%.

| Parameter/Condition     | Symbol <sup>1</sup>                 | Min | Тур  | Max | Unit |
|-------------------------|-------------------------------------|-----|------|-----|------|
| PMA_RX_CLK clock period | t <sub>TRX</sub>                    |     | 16.0 |     | ns   |
| PMA_RX_CLK skew         | t <sub>SKTRX</sub>                  | 7.5 | —    | 8.5 | ns   |
| RX_CLK duty cycle       | t <sub>TRXH</sub> /t <sub>TRX</sub> | 40  | _    | 60  | %    |

## Table 41. JTAG AC Timing Specifications (Independent of CLKIN)<sup>1</sup> (continued)

At recommended operating conditions (see Table 2).

| Parameter  | Symbol <sup>2</sup>                        | Min    | Max     | Unit | Notes |
|--|--|--------|---------|------|-------|
| JTAG external clock to output high impedance:<br>Boundary-scan data<br>TDO | t <sub>JTKLDZ</sub><br>t <sub>JTKLOZ</sub> | 2<br>2 | 19<br>9 | ns   | 5, 6  |

Notes:

1. All outputs are measured from the midpoint voltage of the falling/rising edge of  $t_{TCLK}$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50  $\Omega$  load (see Figure 18). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2. The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>JTDVKH</sub> symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>JTDXKH</sub> symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>JTG</sub> clock reference (K) going to the high (H) state. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

3. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.

4. Non-JTAG signal input timing with respect to t<sub>TCLK</sub>.

5. Non-JTAG signal output timing with respect to t<sub>TCLK</sub>.

6. Guaranteed by design and characterization.

Figure 27 provides the AC test load for TDO and the boundary-scan outputs of the MPC8349EA.



Figure 27. AC Test Load for the JTAG Interface

Figure 28 provides the JTAG clock input timing diagram.



Figure 28. JTAG Clock Input Timing Diagram

Figure 29 provides the  $\overline{\text{TRST}}$  timing diagram.



| Table 47. Timer DC Electrical C | Characteristics (continued) |
|---------------------------------|-----------------------------|
|---------------------------------|-----------------------------|

| Parameter          | Symbol          | Condition                | Min | Мах | Unit |
|--------------------|-----------------|--------------------------|-----|-----|------|
| Output low voltage | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA | _   | 0.5 | V    |
| Output low voltage | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA | _   | 0.4 | V    |

# 14.2 Timer AC Timing Specifications

Table 48 provides the timer input and output AC timing specifications.

### Table 48. Timers Input AC Timing Specifications<sup>1</sup>

| Parameter                         | Symbol <sup>2</sup> | Min | Unit |
|-----------------------------------|---------------------|-----|------|
| Timers inputs—minimum pulse width | t <sub>TIWID</sub>  | 20  | ns   |

### Notes:

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.

2. Timer inputs and outputs are asynchronous to any visible clock. Timer outputs should be synchronized before use by external synchronous logic. Timer inputs are required to be valid for at least t<sub>TIWID</sub> ns to ensure proper operation.

# 15 GPIO

This section describes the DC and AC electrical specifications for the GPIO.

# **15.1 GPIO DC Electrical Characteristics**

Table 49 provides the DC electrical characteristics for the MPC8349EA GPIO.

Table 49. GPIO DC Electrical Characteristics

| PArameter           | Symbol          | Condition                 | Min  | Мах                    | Unit |
|---------------------|-----------------|---------------------------|------|------------------------|------|
| Input high voltage  | V <sub>IH</sub> | _                         | 2.0  | OV <sub>DD</sub> + 0.3 | V    |
| Input low voltage   | V <sub>IL</sub> | —                         | -0.3 | 0.8                    | V    |
| Input current       | I <sub>IN</sub> | —                         | _    | ±5                     | μA   |
| Output high voltage | V <sub>OH</sub> | I <sub>OH</sub> = -8.0 mA | 2.4  | —                      | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 8.0 mA  | _    | 0.5                    | V    |
| Output low voltage  | V <sub>OL</sub> | I <sub>OL</sub> = 3.2 mA  | —    | 0.4                    | V    |

# 18.3 Pinout Listings

Table 55 provides the pin-out listing for the MPC8349EA, 672 TBGA package.

# Table 55. MPC8349EA (TBGA) Pinout Listing

| Signal                        | Package Pin Number  | Pin Type | Power<br>Supply  | Notes |
|-------------------------------|---|----------|------------------|-------|
|                               | PCI1 and PCI2 (One 64-Bit or Two 32-Bit)  |          |                  |       |
| PCI1_INTA/IRQ_OUT             | B34   | 0        | OV <sub>DD</sub> | 2     |
| PCI1_RESET_OUT                | C33   | 0        | OV <sub>DD</sub> | _     |
| PCI1_AD[31:0]                 | G30, G32, G34, H31, H32, H33, H34, J29,<br>J32, J33, L30, K31, K33, K34, L33, L34,<br>P34, R29, R30, R33, R34, T31, T32, T33,<br>U31, U34, V31, V32, V33, V34, W33, W34                                       | I/O      | OV <sub>DD</sub> | —     |
| PCI1_C/BE[3:0]                | J30, M31, P33, T34  | I/O      | OV <sub>DD</sub> |       |
| PCI1_PAR                      | P32   | I/O      | OV <sub>DD</sub> | _     |
| PCI1_FRAME                    | M32   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_TRDY                     | N29   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_IRDY                     | M34   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_STOP                     | N31   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_DEVSEL                   | N30   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_IDSEL                    | J31   | I        | OV <sub>DD</sub> | _     |
| PCI1_SERR                     | N34   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_PERR                     | N33   | I/O      | OV <sub>DD</sub> | 5     |
| PCI1_REQ[0]                   | D32   | I/O      | OV <sub>DD</sub> | _     |
| PCI1_REQ[1]/CPCI1_HS_ES       | D34   | I        | OV <sub>DD</sub> | _     |
| PCI1_REQ[2:4]                 | E34, F32, G29   | I        | OV <sub>DD</sub> | _     |
| PCI1_GNT0                     | C34   | I/O      | OV <sub>DD</sub> | _     |
| PCI1_GNT1/CPCI1_HS_LED        | D33   | 0        | OV <sub>DD</sub> | _     |
| PCI1_GNT2/CPCI1_HS_ENUM       | E33   | 0        | OV <sub>DD</sub> | _     |
| PCI1_GNT[3:4]                 | F31, F33  | 0        | OV <sub>DD</sub> | _     |
| PCI2_RESET_OUT/GPIO2[0]       | W32   | I/O      | OV <sub>DD</sub> | _     |
| PCI2_AD[31:0]/PCI1[63:32]     | AA33, AA34, AB31, AB32, AB33, AB34,<br>AC29, AC31, AC33, AC34, AD30, AD32,<br>AD33, AD34, AE29, AE30, AH32, AH33,<br>AH34, AM33, AJ31, AJ32, AJ33, AJ34,<br>AK32, AK33, AK34, AM34, AL33, AL34,<br>AK31, AH30 | I/O      | OV <sub>DD</sub> |       |
| PCI2_C/BE[3:0]/PCI1_C/BE[7:4] | AC32, AE32, AH31, AL32  | I/O      | OV <sub>DD</sub> | —     |
| PCI2_PAR/PCI1_PAR64           | AG34  | I/O      | OV <sub>DD</sub> | _     |

Package and Pin Listings

| Table 55. MPC8349EA | (TBGA | ) Pinout | Listing | (continued) |
|---------------------|-------|----------|---------|-------------|
|---------------------|-------|----------|---------|-------------|

| Signal                    | Package Pin Number  | Pin Type | Power<br>Supply  | Notes |
|---------------------------|---|----------|------------------|-------|
| PCI2_FRAME/GPIO2[1]       | AE33  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_TRDY/GPIO2[2]        | AF32  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_IRDY/GPIO2[3]        | AE34  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_STOP/GPIO2[4]        | AF34  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_DEVSEL/GPIO2[5]      | AF33  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_SERR/PCI1_ACK64      | AG33  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_PERR/PCI1_REQ64      | AG32  | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_REQ[0:2]/GPIO2[6:8]  | Y32, Y34, AA32  | I/O      | OV <sub>DD</sub> | —     |
| PCI2_GNT[0:2]/GPIO2[9:11] | Y31, Y33, AA31  | I/O      | OV <sub>DD</sub> | _     |
| M66EN                     | A19   | I        | OV <sub>DD</sub> | _     |
|                           | DDR SDRAM Memory Interface  |          | •                | •     |
| MDQ[0:63]                 | D5, A3, C3, D3, C4, B3, C2, D4, D2, E5,<br>G2, H6, E4, F3, G4, G3, H1, J2, L6, M6,<br>H2, K6, L2, M4, N2, P4, R2, T4, P6, P3,<br>R1, T2, AB5, AA3, AD6, AE4, AB4, AC2,<br>AD3, AE6, AE3, AG4, AK5, AK4, AE2,<br>AG6, AK3, AK2, AL2, AL1, AM5, AP5,<br>AM2, AN1, AP4, AN5, AJ7, AN7, AM8,<br>AJ9, AP6, AL7, AL9, AN8 | I/O      | GV <sub>DD</sub> |       |
| MECC[0:4]/MSRCID[0:4]     | W4, W3, Y3, AA6, T1   | I/O      | GV <sub>DD</sub> | —     |
| MECC[5]/MDVAL             | U1  | I/O      | GV <sub>DD</sub> | —     |
| MECC[6:7]                 | Y1, Y6  | I/O      | GV <sub>DD</sub> | —     |
| MDM[0:8]                  | B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4  | 0        | GV <sub>DD</sub> | —     |
| MDQS[0:8]                 | B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2  | I/O      | GV <sub>DD</sub> | —     |
| MBA[0:1]                  | AD1, AA5  | 0        | GV <sub>DD</sub> | —     |
| MA[0:14]                  | W1, U4, T3, R3, P1, M1, N1, L3, L1, K2,<br>Y2, K3, J3, AP2, AN6   | 0        | GV <sub>DD</sub> | _     |
| MWE                       | AF1   | 0        | GV <sub>DD</sub> | —     |
| MRAS                      | AF4   | 0        | GV <sub>DD</sub> | —     |
| MCAS                      | AG3   | 0        | GV <sub>DD</sub> | —     |
| MCS[0:3]                  | AG2, AG1, AK1, AL4  | 0        | GV <sub>DD</sub> | —     |
| MCKE[0:1]                 | H3, G1  | 0        | GV <sub>DD</sub> | 3     |
| MCK[0:5]                  | U2, F4, AM3, V3, F2, AN3  | 0        | GV <sub>DD</sub> | —     |
| MCK[0:5]                  | U3, E3, AN2, V4, E1, AM4  | 0        | GV <sub>DD</sub> | —     |
| MODT[0:3]                 | AH3, AJ5, AH1, AJ4  | 0        | GV <sub>DD</sub> | —     |

Package and Pin Listings

### Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

| Signal                                 | Package Pin Number                | Pin Type | Power<br>Supply   | Notes |
|--|-----------------------------------|----------|-------------------|-------|
| MPH1_PWRFAULT/<br>DR_RX_ERROR_PWRFAULT | E27                               | I        | OV <sub>DD</sub>  |       |
| MPH1_PCTL0/DR_TX_VALID_PCTL0           | A29                               | 0        | OV <sub>DD</sub>  | —     |
| MPH1_PCTL1/DR_TX_VALIDH_PCTL1          | D28                               | 0        | OV <sub>DD</sub>  | —     |
| MPH1_CLK/DR_CLK                        | B29                               | I        | OV <sub>DD</sub>  | —     |
| USB Port 0                             |                                   |          |                   |       |
| MPH0_D0_ENABLEN/<br>DR_D8_CHGVBUS      | C29                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_D1_SER_TXD/<br>DR_D9_DCHGVBUS     | A30                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_D2_VMO_SE0/DR_D10_DPPD            | E28                               | I/O      | OV <sub>DD</sub>  | _     |
| MPH0_D3_SPEED/DR_D11_DMMD              | B30                               | I/O      | OV <sub>DD</sub>  | _     |
| MPH0_D4_DP/DR_D12_VBUS_VLD             | C30                               | I/O      | OV <sub>DD</sub>  | _     |
| MPH0_D5_DM/DR_D13_SESS_END             | A31                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_D6_SER_RCV/DR_D14                 | B31                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_D7_DRVVBUS/<br>DR_D15_IDPULLUP    | C31                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_NXT/DR_RX_ACTIVE_ID               | B32                               |          | OV <sub>DD</sub>  | —     |
| MPH0_DIR_DPPULLUP/DR_RESET             | A32                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_STP_SUSPEND/<br>DR_TX_READY       | A33                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_PWRFAULT/DR_RX_VALIDH             | C32                               | I        | OV <sub>DD</sub>  | —     |
| MPH0_PCTL0/DR_LINE_STATE0              | D31                               | I/O      | OV <sub>DD</sub>  | —     |
| MPH0_PCTL1/DR_LINE_STATE1              | E30                               | I/O      | OV <sub>DD</sub>  | _     |
| MPH0_CLK/DR_RX_VALID                   | B33                               | I        | OV <sub>DD</sub>  | —     |
|  | Programmable Interrupt Controller |          |                   |       |
| MCP_OUT                                | AN33                              | 0        | OV <sub>DD</sub>  | 2     |
| IRQ0/MCP_IN/GPIO2[12]                  | C19                               | I/O      | OV <sub>DD</sub>  | —     |
| IRQ[1:5]/GPIO2[13:17]                  | C22, A22, D21, C21, B21           | I/O      | OV <sub>DD</sub>  | —     |
| IRQ[6]/GPIO2[18]/CKSTOP_OUT            | A21                               | I/O      | OV <sub>DD</sub>  | —     |
| IRQ[7]/GPIO2[19]/CKSTOP_IN             | C20                               | I/O      | OV <sub>DD</sub>  |       |
|  | Ethernet Management Interface     |          |                   |       |
| EC_MDC                                 | A7                                | 0        | LV <sub>DD1</sub> |       |
| EC_MDIO                                | E9                                | I/O      | LV <sub>DD1</sub> | 11    |

Package and Pin Listings

| Signal            | Package Pin Number   | Pin Type   | Power<br>Supply             | Notes |
|-------------------|--|--|-----------------------------|-------|
| GND               | A1, A34, C1, C7, C10, C11, C15, C23,<br>C25, C28, D1, D8, D20, D30, E7, E13,<br>E15, E17, E18, E21, E23, E25, E32, F6,<br>F19, F27, F30, F34, G31, H5, J4, J34, K30,<br>L5, M2, M5, M30, M33, N3, N5, P30, R5,<br>R32, T5, T30, U6, U29, U33, V2, V5, V30,<br>W6, W30, Y30, AA2, AA30, AB2, AB6,<br>AB30, AC3, AC6, AD31, AE5, AF2, AF5,<br>AF31, AG30, AG31, AH4, AJ3, AJ19,<br>AJ22, AK7, AK13, AK14, AK16, AK18,<br>AK20, AK25, AK28, AL3, AL5, AL10,<br>AL12, AL22, AL27, AM1, AM6, AM7,<br>AN12, AN17, AN34, AP1, AP8, AP34 | _  | _                           | _     |
| GV <sub>DD</sub>  | A2, E2, G5, G6, J5, K4, K5, L4, N4, P5, R6,<br>T6, U5, V1, W5, Y5, AA4, AB3, AC4, AD5,<br>AF3, AG5, AH2, AH5, AH6, AJ6, AK6,<br>AK8, AK9, AL6  | Power for DDR<br>DRAM I/O<br>voltage<br>(2.5 V)  | GV <sub>DD</sub>            | _     |
| LV <sub>DD1</sub> | C9, D11  | Power for three<br>speed Ethernet<br>#1 and for<br>Ethernet<br>management<br>interface I/O<br>(2.5 V, 3.3 V) | LV <sub>DD1</sub>           | _     |
| LV <sub>DD2</sub> | C6, D9   | Power for three<br>speed Ethernet<br>#2 I/O (2.5 V,<br>3.3 V)  | LV <sub>DD2</sub>           | _     |
| V <sub>DD</sub>   | E19, E29, F7, F9, F11,F13, F15, F17, F18,<br>F21, F23, F25, F29, H29, J6, K29, M29,<br>N6, P29, T29, U30, V6, V29, W29, AB29,<br>AC5, AD29, AF6, AF29, AH29, AJ8, AJ12,<br>AJ14, AJ16, AJ18, AJ20, AJ21, AJ23,<br>AJ25, AJ26, AJ27, AJ28, AJ29, AK10   | Power for core<br>(1.2 V nominal,<br>1.3 V for<br>667 MHz)   | V <sub>DD</sub>             | _     |
| OV <sub>DD</sub>  | B22, B28, C16, C17, C24, C26, D13, D15,<br>D19, D29, E31, F28, G33, H30, L29, L32,<br>N32, P31, R31, U32, W31, Y29, AA29,<br>AC30, AE31, AF30, AG29, AJ17, AJ30,<br>AK11, AL15, AL19, AL21, AL29, AL30,<br>AM20, AM23, AM24, AM26, AM28, AN11,<br>AN13   | PCI, 10/100<br>Ethernet, and<br>other standard<br>(3.3 V)  | OV <sub>DD</sub>            | _     |
| MVREF1            | МЗ   | I  | DDR<br>reference<br>voltage | _     |

## Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

As shown in Figure 41, the primary clock input (frequency) is multiplied up by the system phase-locked loop (PLL) and the clock unit to create the coherent system bus clock ( $csb\_clk$ ), the internal clock for the DDR controller ( $ddr\_clk$ ), and the internal clock for the local bus interface unit ( $lbiu\_clk$ ).

The *csb\_clk* frequency is derived from a complex set of factors that can be simplified into the following equation:

 $csb\_clk = \{PCI\_SYNC\_IN \times (1 + CFG\_CLKIN\_DIV)\} \times SPMF$ 

In PCI host mode, PCI\_SYNC\_IN  $\times$  (1 + CFG\_CLKIN\_DIV) is the CLKIN frequency.

The *csb\_clk* serves as the clock input to the e300 core. A second PLL inside the e300 core multiplies the *csb\_clk* frequency to create the internal clock for the e300 core (*core\_clk*). The system and core PLL multipliers are selected by the SPMF and COREPLL fields in the reset configuration word low (RCWL), which is loaded at power-on reset or by one of the hard-coded reset options. See the chapter on reset, clocking, and initialization in the *MPC8349EA Reference Manual* for more information on the clock subsystem.

The internal *ddr\_clk* frequency is determined by the following equation:

 $ddr_clk = csb_clk \times (1 + RCWL[DDRCM])$ 

 $ddr_clk$  is not the external memory bus frequency;  $ddr_clk$  passes through the DDR clock divider (÷2) to create the differential DDR memory bus clock outputs (MCK and  $\overline{\text{MCK}}$ ). However, the data rate is the same frequency as  $ddr_clk$ .

The internal *lbiu\_clk* frequency is determined by the following equation:

 $lbiu_clk = csb_clk \times (1 + RCWL[LBIUCM])$ 

*lbiu\_clk* is not the external local bus frequency; *lbiu\_clk* passes through the LBIU clock divider to create the external local bus clock outputs (LSYNC\_OUT and LCLK[0:2]). The LBIU clock divider ratio is controlled by LCCR[CLKDIV].

In addition, some of the internal units may have to be shut off or operate at lower frequency than the *csb\_clk* frequency. Those units have a default clock ratio that can be configured by a memory-mapped register after the device exits reset. Table 56 specifies which units have a configurable clock frequency.

| Unit                       | Default Frequency | Options                                   |
|----------------------------|-------------------|---|
| TSEC1                      | csb_clk/3         | Off, csb_clk, csb_clk/2, csb_clk/3        |
| TSEC2, I <sup>2</sup> C1   | csb_clk/3         | Off, csb_clk, csb_clk/2, csb_clk/3        |
| Security core              | csb_clk/3         | Off, csb_clk, csb_clk/2, csb_clk/3        |
| USB DR, USB MPH            | csb_clk/3         | Off, csb_clk, csb_clk/2, <i>csb_clk/3</i> |
| PCI1, PCI2 and DMA complex | csb_clk           | Off, csb_clk                              |

### Clocking

Table 57 provides the operating frequencies for the MPC8349EA TBGA under recommended operating conditions (see Table 2).

| Characteristic <sup>1</sup>                          | 400 MHz   | 533 MHz   | 667 MHz    | Unit |
|--|-----------|-----------|------------|------|
| e300 core frequency ( <i>core_clk</i> )              | 266–400   | 266–533   | 266–667    | MHz  |
| Coherent system bus frequency ( <i>csb_clk</i> )     | 100–266   | 100–333   | 100–333    | MHz  |
| DDR1 memory bus frequency (MCK) <sup>2</sup>         | 100–133   | 100–133   | 100–166.67 | MHz  |
| DDR2 memory bus frequency (MCK) <sup>3</sup>         | 100–133   | 100–133   | 100–200    | MHz  |
| Local bus frequency (LCLK <i>n</i> ) <sup>4</sup>    | 16.67–133 | 16.67–133 | 16.67–133  | MHz  |
| PCI input frequency (CLKIN or PCI_CLK)               | 25–66     | 25–66     | 25–66      | MHz  |
| Security core maximum internal operating frequency   | 133       | 133       | 166        | MHz  |
| USB_DR, USB_MPH maximum internal operating frequency | 133       | 133       | 166        | MHz  |

Table 57. Operating Frequencies for TBGA

<sup>1</sup> The CLKIN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen so that the resulting *csb\_clk*, MCK, LCLK[0:2], and *core\_clk* frequencies do not exceed their respective maximum or minimum operating frequencies. The value of SCCR[ENCCM], SCCR[USBDRCM] and SCCR[USBMPHCM] must be programmed so that the maximum internal operating frequency of the security core and USB modules does not exceed the respective values listed in this table.

<sup>2</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>3</sup> The DDR data rate is 2x the DDR memory bus frequency.

<sup>4</sup> The local bus frequency is 1/2, 1/4, or 1/8 of the *lbiu\_clk* frequency (depending on LCCR[CLKDIV]) which is in turn 1x or 2x the *csb\_clk* frequency (depending on RCWL[LBIUCM]).

All frequency combinations shown in the table below may not be available. Maximum operating frequencies depend on the part ordered, see Section 22.1, "Part Numbers Fully Addressed by This Document," for part ordering details and contact your Freescale Sales Representative or authorized distributor for more information.

# **19.1** System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 58 shows the multiplication factor encodings for the system PLL.

| RCWL[SPMF] | System PLL Multiplication Factor |
|------------|----------------------------------|
| 0000       | × 16                             |
| 0001       | Reserved                         |
| 0010       | × 2                              |
| 0011       | × 3                              |
| 0100       | × 4                              |
| 0101       | × 5                              |
| 0110       | × 6                              |

Table 58. System PLL Multiplication Factors

|  |      |  | In    | put Clock Fre       | ut Clock Frequency (MHz) <sup>2</sup> |       |  |
|--|------|--|-------|---------------------|---------------------------------------|-------|--|
| CFG_CLKIN_DIV<br>at Reset <sup>1</sup> | SPMF | <i>csb_clk</i> :<br>Input Clock Ratio <sup>2</sup> | 16.67 | 25                  | 33.33                                 | 66.67 |  |
|  |      |  |       | <i>csb_clk</i> Freq | uency (MHz)                           |       |  |
| Low                                    | 0110 | 6 : 1  | 100   | 150                 | 200                                   |       |  |
| Low                                    | 0111 | 7 : 1  | 116   | 175                 | 233                                   |       |  |
| Low                                    | 1000 | 8 : 1  | 133   | 200                 | 266                                   |       |  |
| Low                                    | 1001 | 9 : 1  | 150   | 225                 | 300                                   |       |  |
| Low                                    | 1010 | 10 : 1   | 166   | 250                 | 333                                   |       |  |
| Low                                    | 1011 | 11 : 1   | 183   | 275                 |                                       |       |  |
| Low                                    | 1100 | 12 : 1   | 200   | 300                 |                                       |       |  |
| Low                                    | 1101 | 13 : 1   | 216   | 325                 |                                       |       |  |
| Low                                    | 1110 | 14 : 1   | 233   |                     |                                       |       |  |
| Low                                    | 1111 | 15 : 1   | 250   |                     |                                       |       |  |
| Low                                    | 0000 | 16 : 1   | 266   |                     |                                       |       |  |
| High                                   | 0010 | 4 : 1  |       | 100                 | 133                                   | 266   |  |
| High                                   | 0011 | 6 : 1  | 100   | 150                 | 200                                   |       |  |
| High                                   | 0100 | 8 : 1  | 133   | 200                 | 266                                   |       |  |
| High                                   | 0101 | 10 : 1   | 166   | 250                 | 333                                   |       |  |
| High                                   | 0110 | 12 : 1   | 200   | 300                 |                                       |       |  |
| High                                   | 0111 | 14 : 1   | 233   |                     |                                       |       |  |
| High                                   | 1000 | 16 : 1   | 266   |                     |                                       |       |  |

Table 60. CSB Frequency Options for Agent Mode (continued)

<sup>1</sup> CFG\_CLKIN\_DIV doubles csb\_clk if set high.

<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

# 19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). Table 61 shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in Table 61 should be considered as reserved.

## NOTE

Core VCO frequency = core frequency  $\times$  VCO divider

VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

# **19.3 Suggested PLL Configurations**

Table 62 shows suggested PLL configurations for 33 and 66 MHz input clocks.

| Table 62. | Suggested | <b>PLL Configurations</b> |
|-----------|-----------|---------------------------|
|-----------|-----------|---------------------------|

|                         | RC   | WL          | 40   | 0 MHz Dev            | ice                   | 533 MHz Device                               |                      | 667 MHz Device        |  |                      |                       |
|-------------------------|------|-------------|--|----------------------|-----------------------|--|----------------------|-----------------------|--|----------------------|-----------------------|
| Ref<br>No. <sup>1</sup> | SPMF | CORE<br>PLL | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) | Input<br>Clock<br>Freq<br>(MHz) <sup>2</sup> | CSB<br>Freq<br>(MHz) | Core<br>Freq<br>(MHz) |
|                         |      |             |  | 33 N                 | /Hz CLKIN             | /PCI_CLK                                     | Options              |                       |  |                      |                       |
| 922                     | 1001 | 0100010     | —  | —                    | —                     | —  | —                    | f300                  | 33   | 300                  | 300                   |
| 723                     | 0111 | 0100011     | 33   | 233                  | 350                   | 33   | 233                  | 350                   | 33   | 233                  | 350                   |
| 604                     | 0110 | 0000100     | 33   | 200                  | 400                   | 33   | 200                  | 400                   | 33   | 200                  | 400                   |
| 624                     | 0110 | 0100100     | 33   | 200                  | 400                   | 33   | 200                  | 400                   | 33   | 200                  | 400                   |
| 803                     | 1000 | 0000011     | 33   | 266                  | 400                   | 33   | 266                  | 400                   | 33   | 266                  | 400                   |
| 823                     | 1000 | 0100011     | 33   | 266                  | 400                   | 33   | 266                  | 400                   | 33   | 266                  | 400                   |
| 903                     | 1001 | 0000011     |  | _                    |                       | 33   | 300                  | 450                   | 33   | 300                  | 450                   |
| 923                     | 1001 | 0100011     |  | _                    |                       | 33   | 300                  | 450                   | 33   | 300                  | 450                   |
| 704                     | 0111 | 0000011     | _  |                      |                       | 33   | 233                  | 466                   | 33   | 233                  | 466                   |
| 724                     | 0111 | 0100011     | —  |                      | 33                    | 233  | 466                  | 33                    | 233  | 466                  |                       |
| A03                     | 1010 | 0000011     | _  |                      | 33                    | 333  | 500                  | 33                    | 333  | 500                  |                       |
| 804                     | 1000 | 0000100     | —  |                      | 33                    | 266  | 533                  | 33                    | 266  | 533                  |                       |
| 705                     | 0111 | 0000101     |  |                      |                       |  | _                    |                       | 33   | 233                  | 583                   |
| 606                     | 0110 | 0000110     |  | _                    |                       |  | —                    |                       | 33   | 200                  | 600                   |
| 904                     | 1001 | 0000100     |  | _                    |                       |  | —                    |                       | 33   | 300                  | 600                   |
| 805                     | 1000 | 0000101     |  |                      |                       |  | _                    |                       | 33   | 266                  | 667                   |
| A04                     | 1010 | 0000100     |  | —                    |                       |  | —                    |                       | 33   | 333                  | 667                   |
|                         |      |             |  | 66 N                 | /Hz CLKIN             | /PCI_CLK                                     | Options              |                       |  |                      |                       |
| 304                     | 0011 | 0000100     | 66   | 200                  | 400                   | 66   | 200                  | 400                   | 66   | 200                  | 400                   |
| 324                     | 0011 | 0100100     | 66   | 200                  | 400                   | 66   | 200                  | 400                   | 66   | 200                  | 400                   |
| 403                     | 0100 | 0000011     | 66   | 266                  | 400                   | 66   | 266                  | 400                   | 66   | 266                  | 400                   |
| 423                     | 0100 | 0100011     | 66   | 266                  | 400                   | 66   | 266                  | 400                   | 66   | 266                  | 400                   |
| 305                     | 0011 | 0000101     |  | _                    |                       | 66   | 200                  | 500                   | 66   | 200                  | 500                   |
| 503                     | 0101 | 0000011     |  | _                    |                       | 66   | 333                  | 500                   | 66   | 333                  | 500                   |
| 404                     | 0100 | 0000100     |  | _                    |                       |  | 266                  | 533                   | 66   | 266                  | 533                   |

# 22.1 Part Numbers Fully Addressed by This Document

Table 66 shows an analysis of the Freescale part numbering nomenclature for the MPC8349EA. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the device product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

| MPC             | nnnn               | е                                       | t                                      | рр                            | aa   | а                               | r                 |
|-----------------|--------------------|---|--|-------------------------------|--|---------------------------------|-------------------|
| Product<br>Code | Part<br>Identifier | Encryption<br>Acceleration              | Temperature <sup>1</sup><br>Range      | Package <sup>2</sup>          | Processor<br>Frequency <sup>3</sup>                    | Platform<br>Frequency           | Revision<br>Level |
| MPC             | 8349               | Blank = Not<br>included<br>E = included | Blank = 0 to 105°C<br>C = -40 to 105°C | ZU =TBGA<br>VV = PB free TBGA | e300 core<br>speed<br>AG = 400<br>AJ = 533<br>AL = 667 | D = 266<br>F = 333 <sup>4</sup> | B = 3.1           |

### Table 66. Part Numbering Nomenclature

Notes:

1. For temperature range = C, processor frequency is limited to with a platform frequency of 266 and up to 533 with a platform frequency of 333

2. See Section 18, "Package and Pin Listings," for more information on available package types.

- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
- 4. ALF marked parts support DDR1 data rate up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 data rate up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 data rate up to 333 MHz (at a CSB of 333 MHz).

Table 67 shows the SVR settings by device and package type.

### Table 67. SVR Settings

| Device    | Package | SVR (Rev. 3.0) |
|-----------|---------|----------------|
| MPC8349EA | TBGA    | 8050_0030      |
| MPC8349A  | TBGA    | 8051_0030      |

| Rev.<br>Number | Date    | Substantive Change(s)   |
|----------------|---------|---|
| 9              | 2/2009  | <ul> <li>Added footnote 6 to Table 7.</li> <li>In Section 9.2, "USB AC Electrical Specifications," clarified that AC table is for ULPI only.</li> <li>In Table 39, corrected t<sub>LBKHOV</sub> parameter to t<sub>LBKLOV</sub> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to Figure 22, Figure 24, and Figure 25 for output signals.</li> <li>Added footnote 11 to Table 55.</li> <li>Added footnote 4 to Table 66.</li> <li>In Section 21.1, "System Clocking," removed "(AVDD1)" and "(AVDD2") from bulleted list.</li> <li>In Section 21.2, "PLL Power Supply Filtering," in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In Table 57, corrected the max csb_clk to 266 MHz.</li> <li>In Table 62, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</li> <li>In Table 66, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 533 with a platform frequency of 266."</li> </ul> |
| 8              | 4/2007  | <ul> <li>In Table 3, "Output Drive Capability," changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In Section 21.7, "Pull-Up Resistor Requirements,"deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>   |
| 7              | 3/2007  | <ul> <li>In Table 57, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (<i>csb_clk</i>)' row, changed the value in the 533 MHz column to 100-333.</li> <li>In Table 63, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>   |
| 6              | 2/2007  | <ul> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to t<sub>CISKEW</sub> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 41, "JTAG Interface Connection," updated with new figure.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced third sentence of first paragraph directing customer to product summary page for available frequency configuration parts.</li> </ul>   |
| 5              | 1/2007  | <ul> <li>In Table 1, "Absolute Maximum Ratings," added (1.36 max for 667-MHz core frequency) to max V<sub>DD</sub> and Av<sub>DD</sub> values.</li> <li>In Table 2, "Recommended Operating Conditions," added a row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 4, "MPC8349EA Power Dissipation," added two footnotes to 667-MHz row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 54, "MPC83479EA (TBGA) Pinout Listing," updated V<sub>DD</sub> nd AV<sub>DD</sub> rows to show nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> </ul>   |
| 4              | 12/2006 | Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified T <sub>ddkhds</sub> for 333 MHz from 900 ps to 775 ps.   |

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo and PowerQUICC are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2006–2011 Freescale Semiconductor, Inc.

Document Number: MPC8349EAEC Rev. 13 09/2011



