

Welcome to [E-XFL.COM](#)

#### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Obsolete  |
| Core Processor                  | PowerPC e300  |
| Number of Cores/Bus Width       | 1 Core, 32-Bit  |
| Speed                           | 667MHz  |
| Co-Processors/DSP               | Security; SEC   |
| RAM Controllers                 | DDR, DDR2   |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (2)   |
| SATA                            | -   |
| USB                             | USB 2.0 + PHY (2)   |
| Voltage - I/O                   | 1.8V, 2.5V, 3.3V  |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | Cryptography, Random Number Generator   |
| Package / Case                  | 672-LBGA  |
| Supplier Device Package         | 672-LBGA (35x35)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349evvalfb">https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349evvalfb</a> |


**NOTE**

The information in this document is accurate for revision 3.x silicon and later (in other words, for orderable part numbers ending in A or B). For information on revision 1.1 silicon and earlier versions, see the *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications*.

See [Section 22.1, “Part Numbers Fully Addressed by This Document,”](#) for silicon revision level determination.

# 1 Overview

This section provides a high-level overview of the device features. [Figure 1](#) shows the major functional units within the MPC8349EA.




**Figure 1. MPC8349EA Block Diagram**

Major features of the device are as follows:

- Embedded PowerPC e300 processor core; operates at up to 667 MHz
  - High-performance, superscalar processor core
  - Floating-point, integer, load/store, system register, and branch processing units
  - 32-Kbyte instruction cache, 32-Kbyte data cache
  - Lockable portion of L1 cache
  - Dynamic power management
  - Software-compatible with the other Freescale processor families that implement Power Architecture technology

## Power Characteristics

supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current from 3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltage ( $V_{DD}$ ) before the I/O voltage ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) and assert  $\overline{P\text{ORESET}}$  before the power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see [Figure 4](#).



**Figure 4. Power Sequencing Example**

I/O voltage supplies ( $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ ) do not have any ordering requirements with respect to one another.

## 3 Power Characteristics

The estimated typical power dissipation for the MPC8349EA device is shown in [Table 4](#).

**Table 4. MPC8349EA Power Dissipation<sup>1</sup>**

|                     | Core Frequency (MHz) | CSB Frequency (MHz) | Typical at $T_J = 65$ | Typical <sup>2, 3</sup> | Maximum <sup>4</sup> | Unit |
|---------------------|----------------------|---------------------|-----------------------|-------------------------|----------------------|------|
| TBGA                | 333                  | 333                 | 2.0                   | 3.0                     | 3.2                  | W    |
|                     |                      | 166                 | 1.8                   | 2.8                     | 2.9                  | W    |
|                     | 400                  | 266                 | 2.1                   | 3.0                     | 3.3                  | W    |
|                     |                      | 133                 | 1.9                   | 2.9                     | 3.1                  | W    |
|                     | 450                  | 300                 | 2.3                   | 3.2                     | 3.5                  | W    |
|                     |                      | 150                 | 2.1                   | 3.0                     | 3.2                  | W    |
|                     | 500                  | 333                 | 2.4                   | 3.3                     | 3.6                  | W    |
|                     |                      | 166                 | 2.2                   | 3.1                     | 3.4                  | W    |
| 533                 | 266                  | 2.4                 | 3.3                   | 3.6                     | W                    |      |
|                     | 133                  | 2.2                 | 3.1                   | 3.4                     | W                    |      |
| 667 <sup>5, 6</sup> | 333                  | 3.5                 | 4.6                   | 5                       | W                    |      |

<sup>1</sup> The values do not include I/O supply power ( $OV_{DD}$ ,  $LV_{DD}$ ,  $GV_{DD}$ ) or  $AV_{DD}$ . For I/O power values, see [Table 5](#).

- <sup>2</sup> Typical power is based on a voltage of  $V_{DD} = 1.2$  V, a junction temperature of  $T_J = 105^\circ\text{C}$ , and a Dhystone benchmark application.
- <sup>3</sup> Thermal solutions may need to design to a value higher than typical power based on the end application,  $T_A$  target, and I/O power.
- <sup>4</sup> Maximum power is based on a voltage of  $V_{DD} = 1.2$  V, worst case process, a junction temperature of  $T_J = 105^\circ\text{C}$ , and an artificial smoke test.
- <sup>5</sup> Typical power is based on a voltage of  $V_{DD} = 1.3$  V, a junction temperature of  $T_J = 105^\circ\text{C}$ , and a Dhystone benchmark application.
- <sup>6</sup> Maximum power is based on a voltage of  $V_{DD} = 1.3$  V, worst case process, a junction temperature of  $T_J = 105^\circ\text{C}$ , and an artificial smoke test.

Table 5 shows the estimated typical I/O power dissipation for MPC8349EA.

**Table 5. MPC8349EA Typical I/O Power Dissipation**

| Interface   | Parameter        | $GV_{DD}$<br>(1.8 V) | $GV_{DD}$<br>(2.5 V) | $OV_{DD}$<br>(3.3 V) | $LV_{DD}$<br>(3.3 V) | $LV_{DD}$<br>(2.5 V) | Unit | Comments                               |
|---|------------------|----------------------|----------------------|----------------------|----------------------|----------------------|------|--|
| DDR I/O<br>65% utilization<br>2.5 V<br>$Rs = 20 \Omega$<br>$Rt = 50 \Omega$<br>2 pair of clocks | 200 MHz, 32 bits | 0.31                 | 0.42                 | —                    | —                    | —                    | W    | —                                      |
|   | 200 MHz, 64 bits | 0.42                 | 0.55                 | —                    | —                    | —                    | W    | —                                      |
|   | 266 MHz, 32 bits | 0.35                 | 0.5                  | —                    | —                    | —                    | W    | —                                      |
|   | 266 MHz, 64 bits | 0.47                 | 0.66                 | —                    | —                    | —                    | W    | —                                      |
|   | 300 MHz, 32 bits | 0.37                 | 0.54                 | —                    | —                    | —                    | W    | —                                      |
|   | 300 MHz, 64 bits | 0.50                 | 0.7                  | —                    | —                    | —                    | W    | —                                      |
|   | 333 MHz, 32 bits | 0.39                 | 0.58                 | —                    | —                    | —                    | W    | —                                      |
|   | 333 MHz, 64 bits | 0.53                 | 0.76                 | —                    | —                    | —                    | W    | —                                      |
|   | 400 MHz, 32 bits | 0.44                 | —                    | —                    | —                    | —                    | —    | —                                      |
|   | 400 MHz, 64 bits | 0.59                 | —                    | —                    | —                    | —                    | —    | —                                      |
| PCI I/O<br>load = 30 pF   | 33 MHz, 64 bits  | —                    | —                    | 0.08                 | —                    | —                    | W    | —                                      |
|   | 66 MHz, 64 bits  | —                    | —                    | 0.14                 | —                    | —                    | W    | —                                      |
|   | 33 MHz, 32 bits  | —                    | —                    | 0.04                 | —                    | —                    | W    | Multiply by 2 if using 2 ports.        |
|   | 66 MHz, 32 bits  | —                    | —                    | 0.07                 | —                    | —                    | W    | —                                      |
| Local bus I/O<br>load = 25 pF   | 133 MHz, 32 bits | —                    | —                    | 0.27                 | —                    | —                    | W    | —                                      |
|   | 83 MHz, 32 bits  | —                    | —                    | 0.17                 | —                    | —                    | W    | —                                      |
|   | 66 MHz, 32 bits  | —                    | —                    | 0.14                 | —                    | —                    | W    | —                                      |
|   | 50 MHz, 32 bits  | —                    | —                    | 0.11                 | —                    | —                    | W    | —                                      |
| TSEC I/O<br>load = 25 pF  | MII              | —                    | —                    | —                    | 0.01                 | —                    | W    | Multiply by number of interfaces used. |
|   | GMII or TBI      | —                    | —                    | —                    | 0.06                 | —                    | W    |  |
|   | RGMII or RTBI    | —                    | —                    | —                    | —                    | 0.04                 | W    |  |
| USB   | 12 MHz           | —                    | —                    | 0.01                 | —                    | —                    | W    | Multiply by 2 if using 2 ports.        |
|   | 480 MHz          | —                    | —                    | 0.2                  | —                    | —                    | W    |  |
| Other I/O   | —                | —                    | —                    | 0.01                 | —                    | —                    | W    | —                                      |

## 4.3 TSEC Gigabit Reference Clock Timing

Table 8 provides the TSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications.

**Table 8. EC\_GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $LV_{DD} = 2.5 \pm 0.125 \text{ mV}/3.3 \text{ V} \pm 165 \text{ mV}$

| Parameter  | Symbol                | Min      | Typical | Max         | Unit | Notes |
|--|-----------------------|----------|---------|-------------|------|-------|
| EC_GTX_CLK125 frequency  | $t_{G125}$            | —        | 125     | —           | MHz  | —     |
| EC_GTX_CLK125 cycle time   | $t_{G125}$            | —        | 8       | —           | ns   | —     |
| EC_GTX_CLK125 rise and fall time<br>$LV_{DD} = 2.5 \text{ V}$<br>$LV_{DD} = 3.3 \text{ V}$ | $t_{G125R}/t_{G125F}$ | —        | —       | 0.75<br>1.0 | ns   | 1     |
| EC_GTX_CLK125 duty cycle<br>GMII, TBI<br>1000Base-T for RGMII, RTBI                        | $t_{G125H}/t_{G125}$  | 45<br>47 | —       | 55<br>53    | %    | 2     |
| EC_GTX_CLK125 jitter   | —                     | —        | —       | $\pm 150$   | ps   | 2     |

**Notes:**

1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for  $LV_{DD} = 2.5 \text{ V}$  and from 0.6 and 2.7 V for  $LV_{DD} = 3.3 \text{ V}$ .
2. EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The EC\_GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle generated by the eTSEC GTX\_CLK. See [Section 8.2.4, “RGMII and RTBI AC Timing Specifications](#) for the duty cycle for 10Base-T and 100Base-T reference clock.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the MPC8349EA.

### 5.1 RESET DC Electrical Characteristics

Table 9 provides the DC electrical characteristics for the RESET pins of the MPC8349EA.

**Table 9. RESET Pins DC Electrical Characteristics<sup>1</sup>**

| Parameter                        | Symbol   | Condition                  | Min  | Max             | Unit          |
|----------------------------------|----------|----------------------------|------|-----------------|---------------|
| Input high voltage               | $V_{IH}$ | —                          | 2.0  | $OV_{DD} + 0.3$ | V             |
| Input low voltage                | $V_{IL}$ | —                          | -0.3 | 0.8             | V             |
| Input current                    | $I_{IN}$ | —                          | —    | $\pm 5$         | $\mu\text{A}$ |
| Output high voltage <sup>2</sup> | $V_{OH}$ | $I_{OH} = -8.0 \text{ mA}$ | 2.4  | —               | V             |
| Output low voltage               | $V_{OL}$ | $I_{OL} = 8.0 \text{ mA}$  | —    | 0.5             | V             |

**Table 21. DUART DC Electrical Characteristics (continued)**

| Parameter  | Symbol   | Min             | Max | Unit |
|--|----------|-----------------|-----|------|
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.2$ | —   | V    |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2 | V    |

## 7.2 DUART AC Electrical Specifications

Table 22 provides the AC timing parameters for the DUART interface of the MPC8349EA.

**Table 22. DUART AC Timing Specifications**

| Parameter         | Value       | Unit | Notes |
|-------------------|-------------|------|-------|
| Minimum baud rate | 256         | baud | —     |
| Maximum baud rate | > 1,000,000 | baud | 1     |
| Oversample rate   | 16          | —    | 2     |

**Notes:**

1. Actual attainable baud rate will be limited by the latency of interrupt processing.
2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

# 8 Ethernet: Three-Speed Ethernet, MII Management

This section provides the AC and DC electrical characteristics for three-speeds (10/100/1000 Mbps) and MII management.

## 8.1 Three-Speed Ethernet Controller (TSEC)—GMII/MII/TBI/RGMII/RTBI Electrical Characteristics

The electrical characteristics specified here apply to gigabit media independent interface (GMII), the media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), and reduced ten-bit interface (RTBI) signals except management data input/output (MDIO) and management data clock (MDC). The MII, GMII, and TBI interfaces are defined for 3.3 V, and the RGMII and RTBI interfaces are defined for 2.5 V. The RGMII and RTBI interfaces follow the Hewlett-Packard *Reduced Pin-Count Interface for Gigabit Ethernet Physical Layer Device Specification*, Version 1.2a (9/22/2000). The electrical characteristics for MDIO and MDC are specified in [Section 8.3, “Ethernet Management Interface Electrical Characteristics.”](#)

## 8.1.1 TSEC DC Electrical Characteristics

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in [Table 23](#) and [Table 24](#). The RGMII and RTBI signals in [Table 24](#) are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

**Table 23. GMII/TBI and MII DC Electrical Characteristics**

| Parameter            | Symbol      | Conditions              |                        | Min  | Max             | Unit    |
|----------------------|-------------|-------------------------|------------------------|------|-----------------|---------|
| Supply voltage 3.3 V | $LV_{DD}^2$ | —                       |                        | 2.97 | 3.63            | V       |
| Output high voltage  | $V_{OH}$    | $I_{OH} = -4.0$ mA      | $LV_{DD} = \text{Min}$ | 2.40 | $LV_{DD} + 0.3$ | V       |
| Output low voltage   | $V_{OL}$    | $I_{OL} = 4.0$ mA       | $LV_{DD} = \text{Min}$ | GND  | 0.50            | V       |
| Input high voltage   | $V_{IH}$    | —                       | —                      | 2.0  | $LV_{DD} + 0.3$ | V       |
| Input low voltage    | $V_{IL}$    | —                       | —                      | -0.3 | 0.90            | V       |
| Input high current   | $I_{IH}$    | $V_{IN}^1 = LV_{DD}$    |                        | —    | 40              | $\mu A$ |
| Input low current    | $I_{IL}$    | $V_{IN}^1 = \text{GND}$ |                        | -600 | —               | $\mu A$ |

**Notes:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).
2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the  $OV_{DD}$  supply.

**Table 24. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics**

| Parameters           | Symbol    | Conditions              |                        | Min       | Max             | Unit    |
|----------------------|-----------|-------------------------|------------------------|-----------|-----------------|---------|
| Supply voltage 2.5 V | $LV_{DD}$ | —                       |                        | 2.37      | 2.63            | V       |
| Output high voltage  | $V_{OH}$  | $I_{OH} = -1.0$ mA      | $LV_{DD} = \text{Min}$ | 2.00      | $LV_{DD} + 0.3$ | V       |
| Output low voltage   | $V_{OL}$  | $I_{OL} = 1.0$ mA       | $LV_{DD} = \text{Min}$ | GND - 0.3 | 0.40            | V       |
| Input high voltage   | $V_{IH}$  | —                       | $LV_{DD} = \text{Min}$ | 1.7       | $LV_{DD} + 0.3$ | V       |
| Input low voltage    | $V_{IL}$  | —                       | $LV_{DD} = \text{Min}$ | -0.3      | 0.70            | V       |
| Input high current   | $I_{IH}$  | $V_{IN}^1 = LV_{DD}$    |                        | —         | 10              | $\mu A$ |
| Input low current    | $I_{IL}$  | $V_{IN}^1 = \text{GND}$ |                        | -15       | —               | $\mu A$ |

**Note:**

1. The symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  symbol referenced in [Table 1](#) and [Table 2](#).

## 8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

### 8.2.1 GMII Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

**Table 28. MII Receive AC Timing Specifications (continued)**At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition              | Symbol <sup>1</sup> | Min | Typ | Max | Unit |
|----------------------------------|---------------------|-----|-----|-----|------|
| RX_CLK clock rise (20%–80%)      | $t_{MRXR}$          | 1.0 | —   | 4.0 | ns   |
| RX_CLK clock fall time (80%–20%) | $t_{MRXF}$          | 1.0 | —   | 4.0 | ns   |

**Note:**

1. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{MRDVKH}$  symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{MRDXKL}$  symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{MRX}$  clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of  $t_{MRX}$  represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 12 provides the AC test load for TSEC.



**Figure 12. TSEC AC Test Load**

Figure 13 shows the MII receive AC timing diagram.

**Figure 13. MII Receive AC Timing Diagram**

### 8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

### 8.2.3.1 TBI Transmit AC Timing Specifications

Table 29 provides the TBI transmit AC timing specifications.

**Table 29. TBI Transmit AC Timing Specifications**


At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition                              | Symbol <sup>1</sup> | Min | Typ | Max | Unit |
|--|---------------------|-----|-----|-----|------|
| GTX_CLK clock period                             | $t_{TTX}$           | —   | 8.0 | —   | ns   |
| GTX_CLK duty cycle                               | $t_{TTXH}/t_{TTX}$  | 40  | —   | 60  | %    |
| GTX_CLK to TBI data TXD[7:0], TX_ER, TX_EN delay | $t_{TTKHDX}$        | 1.0 | —   | 5.0 | ns   |
| GTX_CLK clock rise (20%–80%)                     | $t_{TTXR}$          | —   | —   | 1.0 | ns   |
| GTX_CLK clock fall time (80%–20%)                | $t_{TTXF}$          | —   | —   | 1.0 | ns   |

**Notes:**

1. The symbols for timing specifications follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{TTKHDV}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the valid state (V) or setup time. Also,  $t_{TTKHDX}$  symbolizes the TBI transmit timing (TT) with respect to the time from  $t_{TTX}$  (K) going high (H) until the referenced data signals (D) reach the invalid state (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of  $t_{TTX}$  represents the TBI (T) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 14 shows the TBI transmit AC timing diagram.



**Figure 14. TBI Transmit AC Timing Diagram**

### 8.2.3.2 TBI Receive AC Timing Specifications

Table 30 provides the TBI receive AC timing specifications.

**Table 30. TBI Receive AC Timing Specifications**

At recommended operating conditions with  $LV_{DD}/OV_{DD}$  of  $3.3\text{ V} \pm 10\%$ .

| Parameter/Condition     | Symbol <sup>1</sup> | Min | Typ  | Max | Unit |
|-------------------------|---------------------|-----|------|-----|------|
| PMA_RX_CLK clock period | $t_{TRX}$           |     | 16.0 |     | ns   |
| PMA_RX_CLK skew         | $t_{SKTRX}$         | 7.5 | —    | 8.5 | ns   |
| RX_CLK duty cycle       | $t_{TRXH}/t_{TRX}$  | 40  | —    | 60  | %    |

## 9 USB

This section provides the AC and DC electrical specifications for the USB interface of the MPC8349EA.

### 9.1 USB DC Electrical Characteristics

[Table 35](#) provides the DC electrical characteristics for the USB interface.

**Table 35. USB DC Electrical Characteristics**

| Parameter  | Symbol   | Min             | Max             | Unit    |
|--|----------|-----------------|-----------------|---------|
| High-level input voltage                         | $V_{IH}$ | 2               | $OV_{DD} + 0.3$ | V       |
| Low-level input voltage                          | $V_{IL}$ | -0.3            | 0.8             | V       |
| Input current                                    | $I_{IN}$ | —               | $\pm 5$         | $\mu A$ |
| High-level output voltage, $I_{OH} = -100 \mu A$ | $V_{OH}$ | $OV_{DD} - 0.2$ | —               | V       |
| Low-level output voltage, $I_{OL} = 100 \mu A$   | $V_{OL}$ | —               | 0.2             | V       |

### 9.2 USB AC Electrical Specifications

[Table 36](#) describes the general timing parameters of the USB interface of the MPC8349EA.


**Table 36. USB General Timing Parameters (ULPI Mode Only)**

| Parameter                              | Symbol <sup>1</sup> | Min | Max | Unit | Notes |
|--|---------------------|-----|-----|------|-------|
| USB clock cycle time                   | $t_{USCK}$          | 15  | —   | ns   | 2–5   |
| Input setup to USB clock—all inputs    | $t_{USIVKH}$        | 4   | —   | ns   | 2–5   |
| Input hold to USB clock—all inputs     | $t_{USIXKH}$        | 1   | —   | ns   | 2–5   |
| USB clock to output valid—all outputs  | $t_{USKHOV}$        | —   | 7   | ns   | 2–5   |
| Output hold from USB clock—all outputs | $t_{USKHOX}$        | 2   | —   | ns   | 2–5   |

**Notes:**


1. The symbols for timing specifications follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)(reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{USIXKH}$  symbolizes USB timing (US) for the input (I) to go invalid (X) with respect to the time the USB clock reference (K) goes high (H). Also,  $t_{USKHOX}$  symbolizes USB timing (US) for the USB clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to USB clock.
3. All signals are measured from  $OV_{DD}/2$  of the rising edge of the USB clock to  $0.4 \times OV_{DD}$  of the signal in question for 3.3 V signaling levels.
4. Input timings are measured at the pin.
5. For active/float timing measurements, the Hi-Z or off-state is defined to be when the total current delivered through the component pin is less than or equal to that of the leakage current specification.

Figure 30 provides the boundary-scan timing diagram.



**Figure 30. Boundary-Scan Timing Diagram**

Figure 31 provides the test access port timing diagram.



**Figure 31. Test Access Port Timing Diagram**

# 13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8349EA.

## 13.1 PCI DC Electrical Characteristics

[Table 44](#) provides the DC electrical characteristics for the PCI interface of the MPC8349EA.

**Table 44. PCI DC Electrical Characteristics**

| Parameter                 | Symbol   | Test Condition  | Min             | Max             | Unit    |
|---------------------------|----------|---|-----------------|-----------------|---------|
| High-level input voltage  | $V_{IH}$ | $V_{OUT} \geq V_{OH}$ (min) or<br>$V_{OUT} \leq V_{OL}$ (max) | 2               | $OV_{DD} + 0.3$ | V       |
| Low-level input voltage   | $V_{IL}$ |   | -0.3            | 0.8             | V       |
| Input current             | $I_{IN}$ | $V_{IN}^1 = 0$ V or $V_{IN} = OV_{DD}$                        | —               | $\pm 5$         | $\mu A$ |
| High-level output voltage | $V_{OH}$ | $OV_{DD} = \text{min}$ ,<br>$I_{OH} = -100 \mu A$             | $OV_{DD} - 0.2$ | —               | V       |
| Low-level output voltage  | $V_{OL}$ | $OV_{DD} = \text{min}$ ,<br>$I_{OL} = 100 \mu A$              | —               | 0.2             | V       |

**Note:**

- The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in [Table 1](#).

## 13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8349EA. Note that the PCI\_CLK or PCI\_SYNC\_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. [Table 45](#) provides the PCI AC timing specifications at 66 MHz.

**Table 45. PCI AC Timing Specifications at 66 MHz<sup>1</sup>**

| Parameter                      | Symbol <sup>2</sup> | Min | Max | Unit   | Notes |
|--------------------------------|---------------------|-----|-----|--------|-------|
| Clock to output valid          | $t_{PCKHOV}$        | —   | 6.0 | ns     | 3     |
| Output hold from clock         | $t_{PCKHOX}$        | 1   | —   | ns     | 3     |
| Clock to output high impedance | $t_{PCKHOZ}$        | —   | 14  | ns     | 3, 4  |
| Input setup to clock           | $t_{PCIVKH}$        | 3.0 | —   | ns     | 3, 5  |
| Input hold from clock          | $t_{PCIXKH}$        | 0   | —   | ns     | 3, 5  |
| REQ64 to PORESET setup time    | $t_{PCRVRH}$        | 5   | —   | clocks | 6     |

## 15.2 GPIO AC Timing Specifications

Table 50 provides the GPIO input and output AC timing specifications.

**Table 50. GPIO Input AC Timing Specifications<sup>1</sup>**

| Parameter                       | Symbol <sup>2</sup> | Min | Unit |
|---------------------------------|---------------------|-----|------|
| GPIO inputs—minimum pulse width | $t_{PIWID}$         | 20  | ns   |

**Notes:**

1. Input specifications are measured from the 50 percent level of the signal to the 50 percent level of the rising edge of CLKIN. Timings are measured at the pin.
2. GPIO inputs and outputs are asynchronous to any visible clock. GPIO outputs should be synchronized before use by external synchronous logic. GPIO inputs must be valid for at least  $t_{PIWID}$  ns to ensure proper operation.

## 16 IPIC

This section describes the DC and AC electrical specifications for the external interrupt pins.

### 16.1 IPIC DC Electrical Characteristics

Table 51 provides the DC electrical characteristics for the external interrupt pins.

**Table 51. IPIC DC Electrical Characteristics<sup>1</sup>**

| Parameter          | Symbol   | Condition                 | Min  | Max            | Unit    | Notes |
|--------------------|----------|---------------------------|------|----------------|---------|-------|
| Input high voltage | $V_{IH}$ | —                         | 2.0  | $V_{DD} + 0.3$ | V       | —     |
| Input low voltage  | $V_{IL}$ | —                         | -0.3 | 0.8            | V       | —     |
| Input current      | $I_{IN}$ | —                         | —    | $\pm 5$        | $\mu A$ | —     |
| Output low voltage | $V_{OL}$ | $I_{OL} = 8.0 \text{ mA}$ | —    | 0.5            | V       | 2     |
| Output low voltage | $V_{OL}$ | $I_{OL} = 3.2 \text{ mA}$ | —    | 0.4            | V       | 2     |

**Notes:**

1. This table applies for pins  $\overline{IRQ}[0:7]$ ,  $\overline{IRQ\_OUT}$ , and  $\overline{MCP\_OUT}$ .
2.  $\overline{IRQ\_OUT}$  and  $\overline{MCP\_OUT}$  are open-drain pins; thus  $V_{OH}$  is not relevant for those pins.

### 16.2 IPIC AC Timing Specifications

Table 52 provides the IPIC input and output AC timing specifications.

**Table 52. IPIC Input AC Timing Specifications<sup>1</sup>**

| Parameter                       | Symbol <sup>2</sup> | Min | Unit |
|---------------------------------|---------------------|-----|------|
| IPIC inputs—minimum pulse width | $t_{PICWID}$        | 20  | ns   |

**Notes:**

1. Input specifications are measured at the 50 percent level of the IPIC input signals. Timings are measured at the pin.
2. IPIC inputs and outputs are asynchronous to any visible clock. IPIC outputs should be synchronized before use by external synchronous logic. IPIC inputs must be valid for at least  $t_{PICWID}$  ns to ensure proper operation in edge triggered mode.

**Table 55. MPC8349EA (TBGA) Pinout Listing (continued)**

| Signal                            | Package Pin Number   | Pin Type | Power Supply     | Notes |
|-----------------------------------|--|----------|------------------|-------|
| PCI2_FRAME/GPIO2[1]               | AE33   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_TRDY/GPIO2[2]                | AF32   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_IRDY/GPIO2[3]                | AE34   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_STOP/GPIO2[4]                | AF34   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_DEVSEL/GPIO2[5]              | AF33   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_SERR/PCI1_ACK64              | AG33   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_PERR/PCI1_REQ64              | AG32   | I/O      | OV <sub>DD</sub> | 5     |
| PCI2_REQ[0:2]/GPIO2[6:8]          | Y32, Y34, AA32   | I/O      | OV <sub>DD</sub> | —     |
| PCI2_GNT[0:2]/GPIO2[9:11]         | Y31, Y33, AA31   | I/O      | OV <sub>DD</sub> | —     |
| M66EN                             | A19  | I        | OV <sub>DD</sub> | —     |
| <b>DDR SDRAM Memory Interface</b> |  |          |                  |       |
| MDQ[0:63]                         | D5, A3, C3, D3, C4, B3, C2, D4, D2, E5, G2, H6, E4, F3, G4, G3, H1, J2, L6, M6, H2, K6, L2, M4, N2, P4, R2, T4, P6, P3, R1, T2, AB5, AA3, AD6, AE4, AB4, AC2, AD3, AE6, AE3, AG4, AK5, AK4, AE2, AG6, AK3, AK2, AL2, AL1, AM5, AP5, AM2, AN1, AP4, AN5, AJ7, AN7, AM8, AJ9, AP6, AL7, AL9, AN8 | I/O      | GV <sub>DD</sub> | —     |
| MECC[0:4]/MSRCID[0:4]             | W4, W3, Y3, AA6, T1  | I/O      | GV <sub>DD</sub> | —     |
| MECC[5]/MDVAL                     | U1   | I/O      | GV <sub>DD</sub> | —     |
| MECC[6:7]                         | Y1, Y6   | I/O      | GV <sub>DD</sub> | —     |
| MDM[0:8]                          | B1, F1, K1, R4, AD4, AJ1, AP3, AP7, Y4   | O        | GV <sub>DD</sub> | —     |
| MDQS[0:8]                         | B2, F5, J1, P2, AC1, AJ2, AN4, AL8, W2   | I/O      | GV <sub>DD</sub> | —     |
| MBA[0:1]                          | AD1, AA5   | O        | GV <sub>DD</sub> | —     |
| MA[0:14]                          | W1, U4, T3, R3, P1, M1, N1, L3, L1, K2, Y2, K3, J3, AP2, AN6   | O        | GV <sub>DD</sub> | —     |
| MWE                               | AF1  | O        | GV <sub>DD</sub> | —     |
| MRAS                              | AF4  | O        | GV <sub>DD</sub> | —     |
| MCAS                              | AG3  | O        | GV <sub>DD</sub> | —     |
| MCS[0:3]                          | AG2, AG1, AK1, AL4   | O        | GV <sub>DD</sub> | —     |
| MCKE[0:1]                         | H3, G1   | O        | GV <sub>DD</sub> | 3     |
| MCK[0:5]                          | U2, F4, AM3, V3, F2, AN3   | O        | GV <sub>DD</sub> | —     |
| MCK[0:5]                          | U3, E3, AN2, V4, E1, AM4   | O        | GV <sub>DD</sub> | —     |
| MODT[0:3]                         | AH3, AJ5, AH1, AJ4   | O        | GV <sub>DD</sub> | —     |

**Table 55. MPC8349EA (TBGA) Pinout Listing (continued)**

| Signal  | Package Pin Number | Pin Type | Power Supply      | Notes |
|---|--------------------|----------|-------------------|-------|
| <b>Gigabit Reference Clock</b>                              |                    |          |                   |       |
| EC_GTX_CLK125   | C8                 | I        | LV <sub>DD1</sub> | —     |
| <b>Three-Speed Ethernet Controller (Gigabit Ethernet 1)</b> |                    |          |                   |       |
| TSEC1_COL/GPIO2[20]   | A17                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC1_CRS/GPIO2[21]   | F12                | I/O      | LV <sub>DD1</sub> | —     |
| TSEC1_GTX_CLK   | D10                | O        | LV <sub>DD1</sub> | 3     |
| TSEC1_RX_CLK  | A11                | I        | LV <sub>DD1</sub> | —     |
| TSEC1_RX_DV   | B11                | I        | LV <sub>DD1</sub> | —     |
| TSEC1_RX_ER/GPIO2[26]                                       | B17                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC1_RXD[7:4]/GPIO2[22:25]                                 | B16, D16, E16, F16 | I/O      | OV <sub>DD</sub>  | —     |
| TSEC1_RXD[3:0]  | E10, A8, F10, B8   | I        | LV <sub>DD1</sub> | —     |
| TSEC1_TX_CLK  | D17                | I        | OV <sub>DD</sub>  | —     |
| TSEC1_TXD[7:4]/GPIO2[27:30]                                 | A15, B15, A14, B14 | I/O      | OV <sub>DD</sub>  | —     |
| TSEC1_TXD[3:0]  | A10, E11, B10, A9  | O        | LV <sub>DD1</sub> | 10    |
| TSEC1_TX_EN   | B9                 | O        | LV <sub>DD1</sub> | —     |
| TSEC1_TX_ER/GPIO2[31]                                       | A16                | I/O      | OV <sub>DD</sub>  | —     |
| <b>Three-Speed Ethernet Controller (Gigabit Ethernet 2)</b> |                    |          |                   |       |
| TSEC2_COL/GPIO1[21]   | C14                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC2_CRS/GPIO1[22]   | D6                 | I/O      | LV <sub>DD2</sub> | —     |
| TSEC2_GTX_CLK   | A4                 | O        | LV <sub>DD2</sub> | —     |
| TSEC2_RX_CLK  | B4                 | I        | LV <sub>DD2</sub> | —     |
| TSEC2_RX_DV/GPIO1[23]                                       | E6                 | I/O      | LV <sub>DD2</sub> | —     |
| TSEC2_RXD[7:4]/GPIO1[26:29]                                 | A13, B13, C13, A12 | I/O      | OV <sub>DD</sub>  | —     |
| TSEC2_RXD[3:0]/GPIO1[13:16]                                 | D7, A6, E8, B7     | I/O      | LV <sub>DD2</sub> | —     |
| TSEC2_RX_ER/GPIO1[25]                                       | D14                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC2_TXD[7]/GPIO1[31]                                      | B12                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC2_TXD[6]/DR_XCVR_TERM_SEL                               | C12                | O        | OV <sub>DD</sub>  | —     |
| TSEC2_TXD[5]/DR_UTMI_OPMODE1                                | D12                | O        | OV <sub>DD</sub>  | —     |
| TSEC2_TXD[4]/DR_UTMI_OPMODE0                                | E12                | O        | OV <sub>DD</sub>  | —     |
| TSEC2_TXD[3:0]/GPIO1[17:20]                                 | B5, A5, F8, B6     | I/O      | LV <sub>DD2</sub> | —     |

**Table 55. MPC8349EA (TBGA) Pinout Listing (continued)**

| Signal                                 | Package Pin Number | Pin Type | Power Supply      | Notes |
|--|--------------------|----------|-------------------|-------|
| TSEC2_TX_ER/GPIO1[24]                  | F14                | I/O      | OV <sub>DD</sub>  | —     |
| TSEC2_TX_EN/GPIO1[12]                  | C5                 | I/O      | LV <sub>DD2</sub> | —     |
| TSEC2_TX_CLK/GPIO1[30]                 | E14                | I/O      | OV <sub>DD</sub>  | —     |
| <b>DUART</b>                           |                    |          |                   |       |
| UART_SOUT[1:2]/MSRCID[0:1]/LSRCID[0:1] | AK27, AN29         | O        | OV <sub>DD</sub>  | —     |
| UART_SIN[1:2]/MSRCID[2:3]/LSRCID[2:3]  | AL28, AM29         | I/O      | OV <sub>DD</sub>  | —     |
| UART_CTS[1]/MSRCID4/LSRCID4            | AP30               | I/O      | OV <sub>DD</sub>  | —     |
| UART_CTS[2]/MDVAL/ LDVAL               | AN30               | I/O      | OV <sub>DD</sub>  | —     |
| UART_RTS[1:2]                          | AP31, AM30         | O        | OV <sub>DD</sub>  | —     |
| <b>I<sup>2</sup>C interface</b>        |                    |          |                   |       |
| IIC1_SDA                               | AK29               | I/O      | OV <sub>DD</sub>  | 2     |
| IIC1_SCL                               | AP32               | I/O      | OV <sub>DD</sub>  | 2     |
| IIC2_SDA                               | AN31               | I/O      | OV <sub>DD</sub>  | 2     |
| IIC2_SCL                               | AM31               | I/O      | OV <sub>DD</sub>  | 2     |
| <b>SPI</b>                             |                    |          |                   |       |
| SPIMOSI/LCS[6]                         | AN32               | I/O      | OV <sub>DD</sub>  | —     |
| SPIMISO/LCS[7]                         | AP33               | I/O      | OV <sub>DD</sub>  | —     |
| SPICLK                                 | AK30               | I/O      | OV <sub>DD</sub>  | —     |
| SPISEL                                 | AL31               | I        | OV <sub>DD</sub>  | —     |
| <b>Clocks</b>                          |                    |          |                   |       |
| PCI_CLK_OUT[0:2]                       | AN9, AP9, AM10,    | O        | OV <sub>DD</sub>  | —     |
| PCI_CLK_OUT[3]/LCS[6]                  | AN10               | O        | OV <sub>DD</sub>  | —     |
| PCI_CLK_OUT[4]/LCS[7]                  | AJ11               | O        | OV <sub>DD</sub>  | —     |
| PCI_CLK_OUT[5:7]                       | AP10, AL11, AM11   | O        | OV <sub>DD</sub>  | —     |
| PCI_SYNC_IN/PCI_CLOCK                  | AK12               | I        | OV <sub>DD</sub>  | —     |
| PCI_SYNC_OUT                           | AP11               | O        | OV <sub>DD</sub>  | 3     |
| RTC/PIT_CLOCK                          | AM32               | I        | OV <sub>DD</sub>  | —     |
| CLKIN                                  | AM9                | I        | OV <sub>DD</sub>  | —     |
| <b>JTAG</b>                            |                    |          |                   |       |
| TCK                                    | E20                | I        | OV <sub>DD</sub>  | —     |
| TDI                                    | F20                | I        | OV <sub>DD</sub>  | 4     |

**Table 55. MPC8349EA (TBGA) Pinout Listing (continued)**


| Signal | Package Pin Number | Pin Type | Power Supply          | Notes |
|--------|--------------------|----------|-----------------------|-------|
| MVREF2 | AD2                | I        | DDR reference voltage | —     |

**Notes:**

1. This pin is an open-drain signal. A weak pull-up resistor ( $1\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
2. This pin is an open-drain signal. A weak pull-up resistor ( $2\text{--}10\text{ k}\Omega$ ) should be placed on this pin to  $\text{OV}_{\text{DD}}$ .
3. During reset, this output is actively driven rather than three-stated.
4. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
5. This pin should have a weak pull-up if the chip is in PCI host mode. Follow the PCI specifications.
6. This pin must always be tied to GND.
7. This pin must always be left not connected.
8. Thermal sensitive resistor.
9. It is recommended that MDIC0 be tied to GND using an  $18.2\ \Omega$  resistor and MDIC1 be tied to DDR power using an  $18.2\ \Omega$  resistor.
10. TSEC1\_TXD[3] is required an external pull-up resistor. For proper functionality of the device, this pin must be pulled up or actively driven high during a hard reset. No external pull-down resistors are allowed to be attached to this net.
11. A weak pull-up resistor ( $2\text{--}10\text{ k}\Omega$ ) should be placed on this pin to  $\text{LV}_{\text{DD}1}$ .
12. For systems that boot from local bus (GPCM)-controlled NOR flash, a pullup on LGPL4 is required.

# 19 Clocking

Figure 41 shows the internal distribution of the clocks.



**Figure 41. MPC8349EA Clock Subsystem**

The primary clock source can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. When the MPC8349EA is configured as a PCI host device, CLKIN is its primary input clock. CLKIN feeds the PCI clock divider ( $\div 2$ ) and the multiplexors for PCI\_SYNC\_OUT and PCI\_CLK\_OUT. The CFG\_CLKIN\_DIV configuration input selects whether CLKIN or CLKIN/2 is driven out on the PCI\_SYNC\_OUT signal. The OCCR[PCICDn] parameters select whether CLKIN or CLKIN/2 is driven out on the PCI\_CLK\_OUTn signals.

PCI\_SYNC\_OUT is connected externally to PCI\_SYNC\_IN to allow the internal clock subsystem to synchronize to the system PCI clocks. PCI\_SYNC\_OUT must be connected properly to PCI\_SYNC\_IN, with equal delay to all PCI agent devices in the system, to allow the MPC8349EA to function. When the device is configured as a PCI agent device, PCI\_CLK is the primary input clock and the CLKIN signal should be tied to GND.

**Table 60. CSB Frequency Options for Agent Mode (continued)**

| CFG_CLKIN_DIV<br>at Reset <sup>1</sup> | SPMF | csb_clk :<br>Input Clock Ratio <sup>2</sup> | Input Clock Frequency (MHz) <sup>2</sup> |     |       |       |
|--|------|---|--|-----|-------|-------|
|  |      |   | 16.67                                    | 25  | 33.33 | 66.67 |
|  |      |   | csb_clk Frequency (MHz)                  |     |       |       |
| Low                                    | 0110 | 6 : 1                                       | 100                                      | 150 | 200   |       |
| Low                                    | 0111 | 7 : 1                                       | 116                                      | 175 | 233   |       |
| Low                                    | 1000 | 8 : 1                                       | 133                                      | 200 | 266   |       |
| Low                                    | 1001 | 9 : 1                                       | 150                                      | 225 | 300   |       |
| Low                                    | 1010 | 10 : 1                                      | 166                                      | 250 | 333   |       |
| Low                                    | 1011 | 11 : 1                                      | 183                                      | 275 |       |       |
| Low                                    | 1100 | 12 : 1                                      | 200                                      | 300 |       |       |
| Low                                    | 1101 | 13 : 1                                      | 216                                      | 325 |       |       |
| Low                                    | 1110 | 14 : 1                                      | 233                                      |     |       |       |
| Low                                    | 1111 | 15 : 1                                      | 250                                      |     |       |       |
| Low                                    | 0000 | 16 : 1                                      | 266                                      |     |       |       |
| High                                   | 0010 | 4 : 1                                       |  | 100 | 133   | 266   |
| High                                   | 0011 | 6 : 1                                       | 100                                      | 150 | 200   |       |
| High                                   | 0100 | 8 : 1                                       | 133                                      | 200 | 266   |       |
| High                                   | 0101 | 10 : 1                                      | 166                                      | 250 | 333   |       |
| High                                   | 0110 | 12 : 1                                      | 200                                      | 300 |       |       |
| High                                   | 0111 | 14 : 1                                      | 233                                      |     |       |       |
| High                                   | 1000 | 16 : 1                                      | 266                                      |     |       |       |

<sup>1</sup> CFG\_CLKIN\_DIV doubles csb\_clk if set high.<sup>2</sup> CLKIN is the input clock in host mode; PCI\_CLK is the input clock in agent mode.

## 19.2 Core PLL Configuration

RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (*csb\_clk*) and the e300 core clock (*core\_clk*). [Table 61](#) shows the encodings for RCWL[COREPLL]. COREPLL values that are not listed in [Table 61](#) should be considered as reserved.

### NOTE

Core VCO frequency = core frequency × VCO divider

VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

## 19.3 Suggested PLL Configurations

Table 62 shows suggested PLL configurations for 33 and 66 MHz input clocks.

**Table 62. Suggested PLL Configurations**

| Ref No. <sup>1</sup>         | RCWL |          | 400 MHz Device                      |                |                 | 533 MHz Device                      |                |                 | 667 MHz Device                      |                |                 |
|------------------------------|------|----------|-------------------------------------|----------------|-----------------|-------------------------------------|----------------|-----------------|-------------------------------------|----------------|-----------------|
|                              | SPMF | CORE PLL | Input Clock Freq (MHz) <sup>2</sup> | CSB Freq (MHz) | Core Freq (MHz) | Input Clock Freq (MHz) <sup>2</sup> | CSB Freq (MHz) | Core Freq (MHz) | Input Clock Freq (MHz) <sup>2</sup> | CSB Freq (MHz) | Core Freq (MHz) |
| 33 MHz CLKIN/PCI_CLK Options |      |          |                                     |                |                 |                                     |                |                 |                                     |                |                 |
| 922                          | 1001 | 0100010  | —                                   | —              | —               | —                                   | —              | f300            | 33                                  | 300            | 300             |
| 723                          | 0111 | 0100011  | 33                                  | 233            | 350             | 33                                  | 233            | 350             | 33                                  | 233            | 350             |
| 604                          | 0110 | 0000100  | 33                                  | 200            | 400             | 33                                  | 200            | 400             | 33                                  | 200            | 400             |
| 624                          | 0110 | 0100100  | 33                                  | 200            | 400             | 33                                  | 200            | 400             | 33                                  | 200            | 400             |
| 803                          | 1000 | 0000011  | 33                                  | 266            | 400             | 33                                  | 266            | 400             | 33                                  | 266            | 400             |
| 823                          | 1000 | 0100011  | 33                                  | 266            | 400             | 33                                  | 266            | 400             | 33                                  | 266            | 400             |
| 903                          | 1001 | 0000011  | —                                   | —              | —               | 33                                  | 300            | 450             | 33                                  | 300            | 450             |
| 923                          | 1001 | 0100011  | —                                   | —              | —               | 33                                  | 300            | 450             | 33                                  | 300            | 450             |
| 704                          | 0111 | 0000011  | —                                   | —              | —               | 33                                  | 233            | 466             | 33                                  | 233            | 466             |
| 724                          | 0111 | 0100011  | —                                   | —              | —               | 33                                  | 233            | 466             | 33                                  | 233            | 466             |
| A03                          | 1010 | 0000011  | —                                   | —              | —               | 33                                  | 333            | 500             | 33                                  | 333            | 500             |
| 804                          | 1000 | 0000100  | —                                   | —              | —               | 33                                  | 266            | 533             | 33                                  | 266            | 533             |
| 705                          | 0111 | 0000101  | —                                   | —              | —               | —                                   | —              | —               | 33                                  | 233            | 583             |
| 606                          | 0110 | 0000110  | —                                   | —              | —               | —                                   | —              | —               | 33                                  | 200            | 600             |
| 904                          | 1001 | 0000100  | —                                   | —              | —               | —                                   | —              | —               | 33                                  | 300            | 600             |
| 805                          | 1000 | 0000101  | —                                   | —              | —               | —                                   | —              | —               | 33                                  | 266            | 667             |
| A04                          | 1010 | 0000100  | —                                   | —              | —               | —                                   | —              | —               | 33                                  | 333            | 667             |
| 66 MHz CLKIN/PCI_CLK Options |      |          |                                     |                |                 |                                     |                |                 |                                     |                |                 |
| 304                          | 0011 | 0000100  | 66                                  | 200            | 400             | 66                                  | 200            | 400             | 66                                  | 200            | 400             |
| 324                          | 0011 | 0100100  | 66                                  | 200            | 400             | 66                                  | 200            | 400             | 66                                  | 200            | 400             |
| 403                          | 0100 | 0000011  | 66                                  | 266            | 400             | 66                                  | 266            | 400             | 66                                  | 266            | 400             |
| 423                          | 0100 | 0100011  | 66                                  | 266            | 400             | 66                                  | 266            | 400             | 66                                  | 266            | 400             |
| 305                          | 0011 | 0000101  | —                                   | —              | —               | 66                                  | 200            | 500             | 66                                  | 200            | 500             |
| 503                          | 0101 | 0000011  | —                                   | —              | —               | 66                                  | 333            | 500             | 66                                  | 333            | 500             |
| 404                          | 0100 | 0000100  | —                                   | —              | —               | 66                                  | 266            | 533             | 66                                  | 266            | 533             |

**Table 68. Document Revision History (continued)**

| Rev. Number | Date    | Substantive Change(s)   |
|-------------|---------|---|
| 9           | 2/2009  | <ul style="list-style-type: none"> <li>Added footnote 6 to <a href="#">Table 7</a>.</li> <li>In <a href="#">Section 9.2, "USB AC Electrical Specifications,"</a> clarified that AC table is for ULPI only.</li> <li>In <a href="#">Table 39</a>, corrected <math>t_{LBKHOV}</math> parameter to <math>t_{LBKLOV}</math> (output data is driven on falling edge of clock in DLL bypass mode). Similarly, made the same correction to <a href="#">Figure 22</a>, <a href="#">Figure 24</a>, and <a href="#">Figure 25</a> for output signals.</li> <li>Added footnote 11 to <a href="#">Table 55</a>.</li> <li>Added footnote 4 to <a href="#">Table 66</a>.</li> <li>In <a href="#">Section 21.1, "System Clocking,"</a> removed "(AVDD1)" and "(AVDD2)" from bulleted list.</li> <li>In <a href="#">Section 21.2, "PLL Power Supply Filtering,"</a> in the second paragraph, changed "provide five independent filter circuits," and "the five AVDD pins" to provide four independent filter circuits," and "the four AVDD pins."</li> <li>In <a href="#">Table 57</a>, corrected the max csb_clk to 266 MHz.</li> <li>In <a href="#">Table 62</a>, added PLL configurations 903, 923, A03, A23, and 503 for 533 MHz</li> <li>In <a href="#">Table 66</a>, updated note 1 to say the following: "For temperature range = C, processor frequency is limited to 533 with a platform frequency of 266."</li> </ul> |
| 8           | 4/2007  | <ul style="list-style-type: none"> <li>In <a href="#">Table 3, "Output Drive Capability,"</a> changed the values in the Output Impedance column and added USB to the seventh row.</li> <li>In <a href="#">Section 21.7, "Pull-Up Resistor Requirements,"</a> deleted last two paragraphs and after first paragraph, added a new paragraph.</li> <li>Deleted Section 21.8, "JTAG Configuration Signals," and Figure 43, "JTAG Interface Connection."</li> </ul>  |
| 7           | 3/2007  | <ul style="list-style-type: none"> <li>In Table 57, "Operating Frequencies for TBGA," in the 'Coherent system bus frequency (csb_clk)' row, changed the value in the 533 MHz column to 100-333.</li> <li>In Table 63, "Suggested PLL Configurations," under the subhead, '33 MHz CLKIN/PCI_CLK Options,' added row A03 between Ref. No. 724 and 804. Under the subhead '66 MHz CLKIN/PCI_CLK Options,' added row 503 between Ref. No. 305 and 404. For Ref. No. 306, changed the CORE PLL value to 0000110.</li> <li>In Section 23, "Ordering Information," replaced first paragraph and added a note.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by this Document," replaced first paragraph.</li> </ul>  |
| 6           | 2/2007  | <ul style="list-style-type: none"> <li>Page 1, updated first paragraph to reflect PowerQUICC II Pro information.</li> <li>In Table 18, "DDR and DDR2 SDRAM Input AC Timing Specifications," added note 2 to <math>t_{CISKEW}</math> and deleted original note 3; renumbered the remaining notes.</li> <li>In Figure 41, "JTAG Interface Connection," updated with new figure.</li> <li>In Section 23.1, "Part Numbers Fully Addressed by This Document," replaced third sentence of first paragraph directing customer to product summary page for available frequency configuration parts.</li> </ul>  |
| 5           | 1/2007  | <ul style="list-style-type: none"> <li>In Table 1, "Absolute Maximum Ratings," added (1.36 max for 667-MHz core frequency) to max <math>V_{DD}</math> and <math>AV_{DD}</math> values.</li> <li>In Table 2, "Recommended Operating Conditions," added a row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 4, "MPC8349EA Power Dissipation," added two footnotes to 667-MHz row showing nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> <li>In Table 54, "MPC83479EA (TBGA) Pinout Listing," updated <math>V_{DD}</math> and <math>AV_{DD}</math> rows to show nominal core supply voltage and PLL supply voltage of 1.3 V for 667-MHz parts.</li> </ul>  |
| 4           | 12/2006 | Table 19, "DDR and DDR2 SDRAM Output AC Timing Specifications," modified $T_{ddkhds}$ for 333 MHz from 900 ps to 775 ps.  |