Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of Embedded - Microprocessors

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Core Processor | PowerPC e300 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 400MHz |
| Co-Processors/DSP | Security; SEC |
| RAM Controllers | DDR, DDR2 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (2) |
| SATA | - |
| USB | USB 2.0 + PHY (2) |
| Voltage - I/O | 1.8V, 2.5V, 3.3V |
| Operating Temperature | 0°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 672-LBGA |
| Supplier Device Package | 672-LBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8349ezuagdb |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Double data rate, DDR1/DDR2 SDRAM memory controller
 - Programmable timing supporting DDR1 and DDR2 SDRAM
 - 32- or 64-bit data interface, up to 400 MHz data rate
 - Up to four physical banks (chip selects), each bank up to 1 Gbyte independently addressable
 - DRAM chip configurations from 64 Mbits to 1 Gbit with $\times 8/\times 16$ data ports
 - Full error checking and correction (ECC) support
 - Support for up to 16 simultaneous open pages (up to 32 pages for DDR2)
 - Contiguous or discontiguous memory mapping
 - Read-modify-write support
 - Sleep-mode support for SDRAM self refresh
 - Auto refresh
 - On-the-fly power management using CKE
 - Registered DIMM support
 - 2.5-V SSTL2 compatible I/O for DDR1, 1.8-V SSTL2 compatible I/O for DDR2
- Dual three-speed (10/100/1000) Ethernet controllers (TSECs)
 - Dual controllers designed to comply with IEEE 802.3TM, 802.3uTM, 820.3xTM, 802.3zTM, 802.3acTM standards
 - Ethernet physical interfaces:
 - 1000 Mbps IEEE Std. 802.3 GMII/RGMII, IEEE Std. 802.3z TBI/RTBI, full-duplex
 - 10/100 Mbps IEEE Std. 802.3 MII full- and half-duplex
 - Buffer descriptors are backward-compatible with MPC8260 and MPC860T 10/100 programming models
 - 9.6-Kbyte jumbo frame support
 - RMON statistics support
 - Internal 2-Kbyte transmit and 2-Kbyte receive FIFOs per TSEC module
 - MII management interface for control and status
 - Programmable CRC generation and checking
- Dual PCI interfaces
 - Designed to comply with PCI Specification Revision 2.3
 - Data bus width options:
 - Dual 32-bit data PCI interfaces operating at up to 66 MHz
 - Single 64-bit data PCI interface operating at up to 66 MHz
 - PCI 3.3-V compatible
 - PCI host bridge capabilities on both interfaces
 - PCI agent mode on PCI1 interface
 - PCI-to-memory and memory-to-PCI streaming
 - Memory prefetching of PCI read accesses and support for delayed read transactions
 - Posting of processor-to-PCI and PCI-to-memory writes

- ² Typical power is based on a voltage of V_{DD} = 1.2 V, a junction temperature of T_J = 105°C, and a Dhrystone benchmark application.
- ³ Thermal solutions may need to design to a value higher than typical power based on the end application, T_A target, and I/O power.
- ⁴ Maximum power is based on a voltage of V_{DD} = 1.2 V, worst case process, a junction temperature of T_J = 105°C, and an artificial smoke test.
- ⁵ Typical power is based on a voltage of V_{DD} = 1.3 V, a junction temperature of T_J = 105°C, and a Dhrystone benchmark application.
- ⁶ Maximum power is based on a voltage of V_{DD} = 1.3 V, worst case process, a junction temperature of T_J = 105°C, and an artificial smoke test.

Table 5 shows the estimated typical I/O power dissipation for MPC8349EA.

| Interface | Parameter | GV _{DD} (1.8 V) | GV _{DD} (2.5 V) | OV _{DD} (3.3 V) | LV _{DD} (3.3 V) | LV _{DD} (2.5 V) | Unit | Comments |
|--------------------------|------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|------------------------|
| DDR I/O | 200 MHz, 32 bits | 0.31 | 0.42 | — | _ | | W | — |
| 65% utilization 2.5 V | 200 MHz, 64 bits | 0.42 | 0.55 | | | | W | — |
| Rs = 20 Ω Rt = 50 Ω | 266 MHz, 32 bits | 0.35 | 0.5 | _ | _ | _ | W | — |
| 2 pair of clocks | 266 MHz, 64 bits | 0.47 | 0.66 | — | _ | — | W | — |
| | 300 MHz, 32 bits | 0.37 | 0.54 | — | _ | — | W | — |
| | 300 MHz, 64 bits | 0.50 | 0.7 | — | _ | — | W | — |
| | 333 MHz, 32 bits | 0.39 | 0.58 | — | _ | — | W | — |
| | 333 MHz, 64 bits | 0.53 | 0.76 | — | _ | — | W | — |
| | 400 MHz, 32 bits | 0.44 | — | — | _ | — | _ | — |
| | 400 MHz, 64 bits | 0.59 | — | — | _ | — | _ | — |
| PCI I/O | 33 MHz, 64 bits | — | — | 0.08 | _ | — | W | — |
| load = 30 pF | 66 MHz, 64 bits | — | — | 0.14 | _ | — | W | — |
| | 33 MHz, 32 bits | — | — | 0.04 | _ | — | W | Multiply by 2 if using |
| | 66 MHz, 32 bits | — | — | 0.07 | _ | — | W | 2 ports. |
| Local bus I/O | 133 MHz, 32 bits | — | — | 0.27 | _ | — | W | — |
| load = 25 pF | 83 MHz, 32 bits | — | — | 0.17 | _ | — | W | — |
| | 66 MHz, 32 bits | — | — | 0.14 | _ | — | W | — |
| | 50 MHz, 32 bits | — | — | 0.11 | _ | — | W | — |
| TSEC I/O | MII | — | — | — | 0.01 | — | W | Multiply by number of |
| load = 25 pF | GMII or TBI | — | — | — | 0.06 | — | W | interfaces used. |
| | RGMII or RTBI | — | — | — | _ | 0.04 | W | |
| USB | 12 MHz | — | — | 0.01 | | — | W | Multiply by 2 if using |
| | 480 MHz | — | — | 0.2 | | — | W | 2 ports. |
| Other I/O | — | — | — | 0.01 | _ | _ | W | — |

Table 5. MPC8349EA Typical I/O Power Dissipation

DDR and DDR2 SDRAM

Table 19 provides the input AC timing specifications for the DDR SDRAM interface.

Table 19. DDR and DDR2 SDRAM Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of (1.8 or 2.5 V) ± 5%.

| Parameter | Symbol | Min | Max | Unit | Notes |
|---------------------------------------|---------------------|------|-----|------|-------|
| Controller Skew for MDQS—MDQ/MECC/MDM | t _{CISKEW} | | | ps | 1, 2 |
| 400 MHz | | -600 | 600 | | 3 |
| 333 MHz | | -750 | 750 | | — |
| 266 MHz | | -750 | 750 | | — |
| 200 MHz | | -750 | 750 | | — |

Notes:

1. t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that will be captured with MDQS[n]. This should be subtracted from the total timing budget.

- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW}. This can be determined by the equation: t_{DISKEW} = ± (T/4 – abs (t_{CISKEW})); where T is the clock period and abs (t_{CISKEW}) is the absolute value of t_{CISKEW}.
- 3. This specification applies only to the DDR interface.

Figure 5 illustrates the DDR input timing diagram showing the t_{DISKEW} timing parameter.




Figure 5. DDR Input Timing Diagram

DDR and DDR2 SDRAM

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications (continued)

At recommended operating conditions with GV_{DD} of (1.8 or 2.5 V) \pm 5%.

| Parameter | Symbol ¹ | Min | Мах | Unit | Notes |
|-------------------|---------------------|------|-----|------|-------|
| MDQS epilogue end | t _{DDKHME} | -0.6 | 0.6 | ns | 6 |

Notes:

- The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output goes invalid (AX or DX). For example, t_{DDKHAS} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes from the high (H) state until outputs (A) are set up (S) or output valid time. Also, t_{DDKLDX} symbolizes DDR timing (DD) for the time t_{MCK} memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
 </sub>
- 2. All MCK/ \overline{MCK} referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the ADDR/CMD setup and hold specifications, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.
- 4. t_{DDKHMH} follows the symbol conventions described in note 1. For example, t_{DDKHMH} describes the DDR timing (DD) from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t_{DDKHMH} can be modified through control of the DQSS override bits in the TIMING_CFG_2 register and is typically set to the same delay as the clock adjust in the CLK_CNTL register. The timing parameters listed in the table assume that these two parameters are set to the same adjustment value. See the MPC8349EA PowerQUICC II Pro Integrated Host Processor Family Reference Manual for the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t_{DDKHMP} follows the symbol conventions described in note 1.

Figure 6 shows the DDR SDRAM output timing for the MCK to MDQS skew measurement (t_{DDKHMH}).




Figure 6. Timing Diagram for t_{DDKHMH}

8.1.1 **TSEC DC Electrical Characteristics**

GMII, MII, TBI, RGMII, and RTBI drivers and receivers comply with the DC parametric attributes specified in Table 23 and Table 24. The RGMII and RTBI signals in Table 24 are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

| Parameter | Symbol | Conditions | | Min | Max | Unit |
|----------------------|-------------------------------|--------------------------------|-----------------|------|------------------------|------|
| Supply voltage 3.3 V | LV _{DD} ² | — | | 2.97 | 3.63 | V |
| Output high voltage | V _{OH} | I _{OH} = -4.0 mA | $LV_{DD} = Min$ | 2.40 | LV _{DD} + 0.3 | V |
| Output low voltage | V _{OL} | I _{OL} = 4.0 mA | $LV_{DD} = Min$ | GND | 0.50 | V |
| Input high voltage | V _{IH} | — | — | 2.0 | LV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | — | -0.3 | 0.90 | V |
| Input high current | I _{IH} | $V_{IN}^{1} = LV_{DD}$ | | _ | 40 | μA |
| Input low current | ۱ _{IL} | V _{IN} ¹ = | GND | -600 | — | μA |

Table 23. GMII/TBI and MII DC Electrical Characteristics

Notes:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

2. GMII/MII pins not needed for RGMII or RTBI operation are powered by the OV_{DD} supply.

Table 24. RGMII/RTBI (When Operating at 2.5 V) DC Electrical Characteristics

| Parameters | Symbol | Conditions | | Min | Max | Unit |
|----------------------|------------------|--------------------------------|------------------------|-----------|------------------------|------|
| Supply voltage 2.5 V | LV _{DD} | — | | 2.37 | 2.63 | V |
| Output high voltage | V _{OH} | I _{OH} = -1.0 mA | $LV_{DD} = Min$ | 2.00 | LV _{DD} + 0.3 | V |
| Output low voltage | V _{OL} | I _{OL} = 1.0 mA | LV _{DD} = Min | GND – 0.3 | 0.40 | V |
| Input high voltage | V _{IH} | — | LV _{DD} = Min | 1.7 | LV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | LV _{DD} = Min | -0.3 | 0.70 | V |
| Input high current | I _{IH} | $V_{IN}^{1} = LV_{DD}$ | | — | 10 | μA |
| Input low current | Ι _{IL} | V _{IN} ¹ = | GND | -15 | — | μA |

Note:

1. The symbol V_{IN} , in this case, represents the LV_{IN} symbol referenced in Table 1 and Table 2.

8.2 GMII, MII, TBI, RGMII, and RTBI AC Timing Specifications

The AC timing specifications for GMII, MII, TBI, RGMII, and RTBI are presented in this section.

8.2.1 GMII Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

8.2.1.1 GMII Transmit AC Timing Specifications

Table 25 provides the GMII transmit AC timing specifications.

Table 25. GMII Transmit AC Timing Specifications

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|---|-------------------------------------|-------|-----|-------|------|
| GTX_CLK clock period | t _{GTX} | _ | 8.0 | _ | ns |
| GTX_CLK duty cycle | t _{GTXH} /t _{GTX} | 43.75 | | 56.25 | % |
| GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay | t _{GTKHDX} | 0.5 | | 5.0 | ns |
| GTX_CLK clock rise time (20%-80%) | t _{GTXR} | _ | | 1.0 | ns |
| GTX_CLK clock fall time (80%–20%) | t _{GTXF} | _ | | 1.0 | ns |

Notes:

1. The symbols for timing specifications follow the pattern t_{(first two letters of functional block)(signal)(state)(reference)(state)} for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{GTKHDV} symbolizes GMII transmit timing (GT) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t_{GTKHDX} symbolizes GMII transmit timing (GT) with respect to the high state (H) relative to the time date input signals (D) reaching the clock reference (K) going to the high state (H) relative to the time date input signals (D) with respect to the t_{GTX} clock reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{GTX} represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 9 shows the GMII transmit AC timing diagram.




Figure 9. GMII Transmit AC Timing Diagram

8.2.1.2 GMII Receive AC Timing Specifications

Table 26 provides the GMII receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

At recommended operating conditions with LV_DD/OV_DD of 3.3 V \pm 10%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|---|-------------------------------------|-----|-----|-----|------|
| RX_CLK clock period | t _{GRX} | _ | 8.0 | _ | ns |
| RX_CLK duty cycle | t _{GRXH} /t _{GRX} | 40 | _ | 60 | % |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t _{GRDVKH} | 2.0 | _ | | ns |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK | t _{GRDXKH} | 0.5 | _ | _ | ns |

Table 28. MII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD}/OV_{DD} of 3.3 V ± 10%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit |
|----------------------------------|---------------------|-----|-----|-----|------|
| RX_CLK clock rise (20%–80%) | t _{MRXR} | 1.0 | _ | 4.0 | ns |
| RX_CLK clock fall time (80%–20%) | t _{MRXF} | 1.0 | _ | 4.0 | ns |

Note:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MRDVKH} symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MRX} clock reference (K) going to the high (H) state or setup time. Also, t_{MRDXKL} symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t_{MRX} clock reference (K) going to the low (L) state or hold time. In general, the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript of t_{MRX} represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

Figure 12 provides the AC test load for TSEC.




Figure 12. TSEC AC Test Load

Figure 13 shows the MII receive AC timing diagram.




Figure 13. MII Receive AC Timing Diagram

8.2.3 TBI AC Timing Specifications

This section describes the TBI transmit and receive AC timing specifications.

Table 34. MII Management AC Timing Specifications (continued)

At recommended operating conditions with LV_{DD} is 3.3 V ± 10% or 2.5 V ± 5%.

| Parameter/Condition | Symbol ¹ | Min | Тур | Max | Unit | Notes |
|---------------------|---------------------|-----|-----|-----|------|-------|
| MDC fall time | t _{MDHF} | — | — | 10 | ns | — |

Notes:

The symbols for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{MDKHDX} symbolizes management data timing (MD) for the time t_{MDC} from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also, t_{MDDVKH} symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{MDC} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
</sub>

- 2. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the maximum frequency is 8.3 MHz and the minimum frequency is 1.2 MHz; for a csb_clk of 375 MHz, the maximum frequency is 11.7 MHz and the minimum frequency is 1.7 MHz).
- 3. This parameter is dependent on the csb_clk speed (that is, for a csb_clk of 267 MHz, the delay is 70 ns and for a csb_clk of 333 MHz, the delay is 58 ns).

Figure 17 shows the MII management AC timing diagram.





Figure 17. MII Management Interface Timing Diagram

Figure 18 and Figure 19 provide the AC test load and signals for the USB, respectively.



10 Local Bus

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8349EA.

10.1 Local Bus DC Electrical Characteristics

Table 37 provides the DC electrical characteristics for the local bus interface.

 Table 37. Local Bus DC Electrical Characteristics

| Parameter | Symbol | Min | Мах | Unit |
|--|-----------------|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | ±5 | μA |
| High-level output voltage, $I_{OH} = -100 \ \mu A$ | V _{OH} | OV _{DD} - 0.2 | _ | V |
| Low-level output voltage, $I_{OL} = 100 \ \mu A$ | V _{OL} | — | 0.2 | V |




Figure 26. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (DLL Enabled)

11 JTAG

This section describes the DC and AC electrical specifications for the IEEE Std. 1149.1 (JTAG) interface of the MPC8349EA.

11.1 JTAG DC Electrical Characteristics

Table 40 provides the DC electrical characteristics for the IEEE Std. 1149.1 (JTAG) interface of the MPC8349EA.

| Table 40. JTAG Interface DC Electrical Characteristic | s |
|---|---|
|---|---|

| Parameter | Symbol | Condition | Min | Max | Unit |
|---------------------|-----------------|---------------------------|------------------------|------------------------|------|
| Input high voltage | V _{IH} | — | OV _{DD} - 0.3 | OV _{DD} + 0.3 | V |
| Input low voltage | V _{IL} | — | -0.3 | 0.8 | V |
| Input current | I _{IN} | — | — | ±5 | μA |
| Output high voltage | V _{OH} | I _{OH} = -8.0 mA | 2.4 | — | V |

| Parameter | Symbol ¹ | Min | Max | Unit |
|---|---------------------|----------------------|-----|------|
| Fall time of both SDA and SCL signals ⁵ | t _{I2CF} | _ | 300 | ns |
| Setup time for STOP condition | t _{I2PVKH} | 0.6 | — | μS |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μS |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | $0.1 \times OV_{DD}$ | — | V |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | $0.2 \times OV_{DD}$ | _ | V |

Table 43. I²C AC Electrical Specifications (continued)

Notes:

- 1. The symbols for timing specifications follow the pattern of t_{(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t_{(first two letters of functional block)(reference)(state)(signal)(state)} for outputs. For example, t_{I2DVKH} symbolizes I²C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. Also, t_{I2DVKH} symbolizes I²C timing (I2) for the time that the data with respect to the start condition (S) goes invalid (X) relative to the t_{I2C} clock reference (K) going to the stop condition (P) reaches the valid state (V) relative to the t_{I2C} clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).}
- The device provides a hold time of at least 300 ns for the SDA signal (referred to the V_{IH}(min) of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 3. The maximum t_{I2DVKH} must be met only if the device does not stretch the LOW period (t_{I2CL}) of the SCL signal.
- 4. C_B = capacitance of one bus line in pF.
- 5.) The device does not follow the "I2C-BUS Specifications" version 2.1 regarding the tI2CF AC parameter.

Figure 32 provides the AC test load for the I^2C .




Figure 32. I²C AC Test Load

Figure 33 shows the AC timing diagram for the I^2C bus.




Figure 33. I²C Bus AC Timing Diagram

13 PCI

This section describes the DC and AC electrical specifications for the PCI bus of the MPC8349EA.

13.1 PCI DC Electrical Characteristics

Table 44 provides the DC electrical characteristics for the PCI interface of the MPC8349EA.

| Parameter | Symbol | Test Condition | Min | Мах | Unit |
|---------------------------|-----------------|--|------------------------|------------------------|------|
| High-level input voltage | V _{IH} | $V_{OUT} \ge V_{OH}$ (min) or | 2 | OV _{DD} + 0.3 | V |
| Low-level input voltage | V _{IL} | $V_{OUT} \le V_{OL}$ (max) | -0.3 | 0.8 | V |
| Input current | I _{IN} | $V_{IN}^{1} = 0 V \text{ or } V_{IN} = OV_{DD}$ | _ | ±5 | μA |
| High-level output voltage | V _{OH} | OV _{DD} = min, I _{OH} = −100 μA | OV _{DD} – 0.2 | _ | V |
| Low-level output voltage | V _{OL} | OV _{DD} = min, I _{OL} = 100 μA | | 0.2 | V |

Table 44. PCI DC Electrical Characteristics

Note:

1. The symbol V_{IN} , in this case, represents the OV_{IN} symbol referenced in Table 1.

13.2 PCI AC Electrical Specifications

This section describes the general AC timing parameters of the PCI bus of the MPC8349EA. Note that the PCI_CLK or PCI_SYNC_IN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. Table 45 provides the PCI AC timing specifications at 66 MHz.

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|--------------------------------|---------------------|-----|-----|--------|-------|
| Clock to output valid | ^t PCKHOV | — | 6.0 | ns | 3 |
| Output hold from clock | ^t РСКНОХ | 1 | _ | ns | 3 |
| Clock to output high impedance | t _{PCKHOZ} | — | 14 | ns | 3, 4 |
| Input setup to clock | t _{PCIVKH} | 3.0 | _ | ns | 3, 5 |
| Input hold from clock | t _{PCIXKH} | 0 | _ | ns | 3, 5 |
| REQ64 to PORESET setup time | t _{PCRVRH} | 5 | — | clocks | 6 |

18.1 Package Parameters for the MPC8349EA TBGA


The package parameters are provided in the following list. The package type is $35 \text{ mm} \times 35 \text{ mm}$, 672 tape ball grid array (TBGA).

| Package outline | 35 mm × 35 mm |
|-------------------------|---|
| Interconnects | 672 |
| Pitch | 1.00 mm |
| Module height (typical) | 1.46 mm |
| Solder balls | 62 Sn/36 Pb/2 Ag (ZU package) 96.5 Sn/3.5Ag (VV package) |
| Ball diameter (typical) | 0.64 mm |

Package and Pin Listings

18.2 Mechanical Dimensions for the MPC8349EA TBGA

Figure 40 shows the mechanical dimensions and bottom surface nomenclature for the MPC8349EA, 672-TBGA package.



Notes:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. Maximum solder ball diameter measured parallel to datum A.
- 4. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
- 5. Parallelism measurement must exclude any effect of mark on top surface of package.

Figure 40. Mechanical Dimensions and Bottom Surface Nomenclature for the MPC8349EA TBGA

Table 55. MPC8349EA (TBGA) Pinout Listing (continued)

| Signal | Package Pin Number | Pin Type | Power Supply | Notes |
|--|----------------------------|----------|-------------------|-------|
| TSEC2_TX_ER/GPIO1[24] | F14 | I/O | OV _{DD} | — |
| TSEC2_TX_EN/GPIO1[12] C5 | | I/O | LV _{DD2} | — |
| TSEC2_TX_CLK/GPIO1[30] | E14 | I/O | OV _{DD} | — |
| | DUART | | | |
| UART_SOUT[1:2]/MSRCID[0:1]/ LSRCID[0:1] | AK27, AN29 | 0 | OV _{DD} | — |
| UART_SIN[1:2]/MSRCID[2:3]/ LSRCID[2:3] | AL28, AM29 | I/O | OV _{DD} | — |
| UART_CTS[1]/MSRCID4/LSRCID4 | AP30 | I/O | OV _{DD} | — |
| UART_CTS[2]/MDVAL/ LDVAL | AN30 | I/O | OV _{DD} | — |
| UART_RTS[1:2] | AP31, AM30 | 0 | OV _{DD} | — |
| | I ² C interface | | • | |
| IIC1_SDA | AK29 | I/O | OV _{DD} | 2 |
| IIC1_SCL | AP32 | I/O | OV _{DD} | 2 |
| IIC2_SDA | AN31 | I/O | OV _{DD} | 2 |
| IIC2_SCL | AM31 | I/O | OV _{DD} | 2 |
| | SPI | | | |
| SPIMOSI/LCS[6] | AN32 | I/O | OV _{DD} | _ |
| SPIMISO/LCS[7] | AP33 | I/O | OV _{DD} | _ |
| SPICLK | AK30 | I/O | OV _{DD} | _ |
| SPISEL | AL31 | I | OV _{DD} | _ |
| | Clocks | | | |
| PCI_CLK_OUT[0:2] | AN9, AP9, AM10, | 0 | OV _{DD} | _ |
| PCI_CLK_OUT[3]/LCS[6] | AN10 | 0 | OV _{DD} | _ |
| PCI_CLK_OUT[4]/LCS[7] | AJ11 | 0 | OV _{DD} | _ |
| PCI_CLK_OUT[5:7] | AP10, AL11, AM11 | 0 | OV _{DD} | — |
| PCI_SYNC_IN/PCI_CLOCK | AK12 | I | OV _{DD} | — |
| PCI_SYNC_OUT | AP11 | 0 | OV _{DD} | 3 |
| RTC/PIT_CLOCK | AM32 | I | OV _{DD} | _ |
| CLKIN | AM9 | I | OV _{DD} | _ |
| | JTAG | | | |
| ТСК | E20 | I | OV _{DD} | _ |
| TDI | F20 | I | OV _{DD} | 4 |

| F | RCWL[COREPLL] | | ann alls ach alls Datia | VCO Divider ¹ | | |
|-----|---------------|---|--|--|--|--|
| 0–1 | 2–5 | 6 | - core_clk : csb_clk Ratio | VCO Divider | | |
| nn | 0000 | n | PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly) | PLL bypassed (PLL off, <i>csb_clk</i> clocks core directly) | | |
| 00 | 0001 | 0 | 1:1 | 2 | | |
| 01 | 0001 | 0 | 1:1 | 4 | | |
| 10 | 0001 | 0 | 1:1 | 8 | | |
| 11 | 0001 | 0 | 1:1 | 8 | | |
| 00 | 0001 | 1 | 1.5:1 | 2 | | |
| 01 | 0001 | 1 | 1.5:1 | 4 | | |
| 10 | 0001 | 1 | 1.5:1 | 8 | | |
| 11 | 0001 | 1 | 1.5:1 | 8 | | |
| 00 | 0010 | 0 | 2:1 | 2 | | |
| 01 | 0010 | 0 | 2:1 | 4 | | |
| 10 | 0010 | 0 | 2:1 | 8 | | |
| 11 | 0010 | 0 | 2:1 | 8 | | |
| 00 | 0010 | 1 | 2.5:1 | 2 | | |
| 01 | 0010 | 1 | 2.5:1 | 4 | | |
| 10 | 0010 | 1 | 2.5:1 | 8 | | |
| 11 | 0010 | 1 | 2.5:1 | 8 | | |
| 00 | 0011 | 0 | 3:1 | 2 | | |
| 01 | 0011 | 0 | 3:1 | 4 | | |
| 10 | 0011 | 0 | 3:1 | 8 | | |
| 11 | 0011 | 0 | 3:1 | 8 | | |

Table 61. e300 Core PLL Configuration

¹ Core VCO frequency = core frequency × VCO divider. The VCO divider must be set properly so that the core VCO frequency is in the range of 800–1800 MHz.

Thermal

(edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

 $T_J = T_A + (R_{\theta JA} \times P_D)$

where:

 T_J = junction temperature (°C)

 T_A = ambient temperature for the package (°C)

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. The application board should be similar to the thermal test condition: the component is soldered to a board with internal planes.

20.2.3 Experimental Determination of Junction Temperature

To determine the junction temperature of the device in the application after prototypes are available, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature and a measure of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 T_J = junction temperature (°C)

 T_T = thermocouple temperature on top of package (°C)

 Ψ_{JT} = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per the JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

20.2.4 Heat Sinks and Junction-to-Case Thermal Resistance

Some application environments require a heat sink to provide the necessary thermal management of the device. When a heat sink is used, the thermal resistance is expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device.

The thermal performance of devices with heat sinks has been simulated with a few commercially available heat sinks. The heat sink choice is determined by the application environment (temperature, air flow, adjacent component power dissipation) and the physical space available. Because there is not a standard application environment, a standard heat sink is not required.

Table 64 shows heat sink thermal resistance for TBGA of the MPC8349EA.

| Heat Sink Assuming Thermal Crasse | Air Flow | $35 \times 35 \text{ mm TBGA}$ |
|---|--------------------|--------------------------------|
| Heat Sink Assuming Thermal Grease | | Thermal Resistance |
| AAVID $30 \times 30 \times 9.4$ mm pin fin | Natural convection | 10 |
| AAVID $30 \times 30 \times 9.4$ mm pin fin | 1 m/s | 6.5 |
| AAVID $30 \times 30 \times 9.4$ mm pin fin | 2 m/s | 5.6 |
| AAVID 31 \times 35 \times 23 mm pin fin | Natural convection | 8.4 |
| AAVID 31 \times 35 \times 23 mm pin fin | 1 m/s | 4.7 |
| AAVID 31 \times 35 \times 23 mm pin fin | 2 m/s | 4 |
| Wakefield, $53 \times 53 \times 25$ mm pin fin | Natural convection | 5.7 |
| Wakefield, $53 \times 53 \times 25$ mm pin fin | 1 m/s | 3.5 |
| Wakefield, $53 \times 53 \times 25$ mm pin fin | 2 m/s | 2.7 |
| MEI, $75 \times 85 \times 12$ no adjacent board, extrusion | Natural convection | 6.7 |
| MEI, 75 \times 85 \times 12 no adjacent board, extrusion | 1 m/s | 4.1 |
| MEI, $75 \times 85 \times 12$ no adjacent board, extrusion | 2 m/s | 2.8 |
| MEI, $75 \times 85 \times 12$ mm, adjacent board, 40 mm side bypass | 1 m/s | 3.1 |

Table 64. Heat Sink and Thermal Resistance of MPC8349EA (TBGA)

Accurate thermal design requires thermal modeling of the application environment using computational fluid dynamics software which can model both the conduction cooling and the convection cooling of the air moving through the application. Simplified thermal models of the packages can be assembled using the junction-to-case and junction-to-board thermal resistances listed in the thermal resistance table. More detailed thermal models can be made available on request.

have a low ESR (equivalent series resistance) rating to ensure the quick response time. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100–330 μ F (AVX TPS tantalum or Sanyo OSCON).

21.4 Connection Recommendations

To ensure reliable operation, connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} , GV_{DD} , or LV_{DD} as required. Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and GND pins of the MPC8349EA.

21.5 Output Buffer DC Impedance

The MPC8349EA drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for I^2C).

To measure Z_0 for the single-ended drivers, an external resistor is connected from the chip pad to OV_{DD} or GND. Then the value of each resistor is varied until the pad voltage is $OV_{DD}/2$ (see Figure 43). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and R_P is trimmed until the voltage at the pad equals $OV_{DD}/2$. R_P then becomes the resistance of the pull-up devices. R_P and R_N are designed to be close to each other in value. Then, $Z_0 = (R_P + R_N) \div 2$.




Figure 43. Driver Impedance Measurement

Two measurements give the value of this resistance and the strength of the driver current source. First, the output voltage is measured while driving logic 1 without an external differential termination resistor. The measured voltage is $V_1 = R_{source} \times I_{source}$. Second, the output voltage is measured while driving logic 1 with an external precision differential termination resistor of value R_{term} . The measured voltage is

22.1 Part Numbers Fully Addressed by This Document

Table 66 shows an analysis of the Freescale part numbering nomenclature for the MPC8349EA. The individual part numbers correspond to a maximum processor core frequency. Each part number also contains a revision code that refers to the die mask revision number. For available frequency configuration parts including extended temperatures, refer to the device product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

| MPC | nnnn | е | t | рр | aa | а | r |
|-----------------|--------------------|---|--|-------------------------------|--|---------------------------------|-------------------|
| Product Code | Part Identifier | Encryption Acceleration | Temperature ¹ Range | Package ² | Processor Frequency ³ | Platform Frequency | Revision Level |
| MPC | 8349 | Blank = Not included E = included | Blank = 0 to 105°C C = -40 to 105°C | ZU =TBGA VV = PB free TBGA | e300 core speed AG = 400 AJ = 533 AL = 667 | D = 266 F = 333 ⁴ | B = 3.1 |

Table 66. Part Numbering Nomenclature

Notes:

1. For temperature range = C, processor frequency is limited to with a platform frequency of 266 and up to 533 with a platform frequency of 333

2. See Section 18, "Package and Pin Listings," for more information on available package types.

- Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by Part Number Specifications may support other maximum core frequencies.
- 4. ALF marked parts support DDR1 data rate up to 333 MHz (at 333 MHz CSB as the 'F' marking implies) and DDR2 data rate up to 400 MHz (at 200 MHz CSB). AJF marked parts support DDR1 and DDR2 data rate up to 333 MHz (at a CSB of 333 MHz).

Table 67 shows the SVR settings by device and package type.

Table 67. SVR Settings

| Device | Package | SVR (Rev. 3.0) |
|-----------|----------------|----------------|
| MPC8349EA | TBGA 8050_0030 | |
| MPC8349A | TBGA | 8051_0030 |